NDLI: Energy efficient data access and storage through HW/SW co-design

Content Provider	ACM Digital Library
Author	Guo, Minyi
Abstract	Massive energy consumption has become a major factor for the design and implementation of datacenters. This has led to numerous academic and industrial efforts to improve the energy efficiency of datacenter infrastructures. As a result, in state-of-the-art datacenter facilities, over 80% of power is now consumed by servers themselves. Historically, the processor has dominated energy consumption in the server. However, as processors have become more energy efficient, their contribution has been decreasing. On the contrary, energy consumed by data accesses and storage is growing, since multi- and many-core severs are requiring increased main memory bandwidth/capacity, large register file and large-scale storage system. Accordingly, energy consumed by data accesses and storage approaching or even surpassing that consumed by processors in many servers. For example, it has been reported that main memory contributes to as much as 40-46% of total energy consumption in server applications. In this talk, we present our continuing efforts to improve the energy efficiency of data accesses and storage. We study on a series of approaches with hardware-software cooperation to save energy consumption of on-chip memory, register file, main memory and storage devices for embedded systems, multi- and many-core servers, respectively. Experiments with a large set of workloads show the accuracy of our analytical models and the effectiveness of our optimizations.
Starting Page	83
Ending Page	83
Page Count	1
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/2666357.2602569
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	49
Issue Number	5
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Energy consumption Register file Embedded systems Main memory Storage devices
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy efficient data access and storage through HW/SW co-design

A cosimulation methodology for HW/SW validation and performance estimation

Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design

HW/SW co-designed acceleration of dynamic languages

Efficient global register allocation for minimizing energy consumption

Hardware-managed register allocation for embedded processors

Energy efficient data access techniques

Register Allocation for Banked Register File

Exploring Soft-Error Robust and Energy-Efficient Register File in GPGPUs using Resistive Memory

Energy efficient data access and storage through HW/SW co-design

Similar Documents

Energy efficient data access and storage through HW/SW co-design

A cosimulation methodology for HW/SW validation and performance estimation

Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design

HW/SW co-designed acceleration of dynamic languages

Efficient global register allocation for minimizing energy consumption

Hardware-managed register allocation for embedded processors

Energy efficient data access techniques

Register Allocation for Banked Register File

Exploring Soft-Error Robust and Energy-Efficient Register File in GPGPUs using Resistive Memory

Energy efficient data access and storage through HW/SW co-design