NDLI: Micro-pages:increasing DRAM efficiency with locality-aware data placement (SIGP, Vol. 45, Issue. 3)

Content Provider	ACM Digital Library
Author	Sudan, Kshitij Chatterjee, Niladrish Balasubramonian, Rajeev Awasthi, Manu Nellans, David Davis, Al
Abstract	Power consumption and DRAM latencies are serious concerns in modern chip-multiprocessor (CMP or multi-core) based compute systems. The management of the DRAM row buffer can significantly impact both power consumption and latency. Modern DRAM systems read data from cell arrays and populate a row buffer as large as 8 KB on a memory request. But only a small fraction of these bits are ever returned back to the CPU. This ends up wasting energy and time to read (and subsequently write back) bits which are used rarely. Traditionally, an open-page policy has been used for uni-processor systems and it has worked well because of spatial and temporal locality in the access stream. In future multi-core processors, the possibly independent access streams of each core are interleaved, thus destroying the available locality and significantly under-utilizing the contents of the row buffer. In this work, we attempt to improve row-buffer utilization for future multi-core systems. The schemes presented here are motivated by our observations that a large number of accesses within heavily accessed OS pages are to small, contiguous "chunks" of cache blocks. Thus, the co-location of chunks (from different OS pages) in a row-buffer will improve the overall utilization of the row buffer contents, and consequently reduce memory energy consumption and access time. Such co-location can be achieved in many ways, notably involving a reduction in OS page size and software or hardware assisted migration of data within DRAM. We explore these mechanisms and discuss the trade-offs involved along with energy and performance improvements from each scheme. On average, for applications with room for improvement, our best performing scheme increases performance by 9% (max. 18%) and reduces memory energy consumption by 15% (max. 70%).
Starting Page	219
Ending Page	230
Page Count	12
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1735971.1736045
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	45
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Dram row-buffer management Data placement
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Micro-pages:increasing DRAM efficiency with locality-aware data placement (CARN, Vol. 38, Issue. 1)

Micro-pages: increasing DRAM efficiency with locality-aware data placement

Inter-core cooperative TLB for chip multiprocessors (SIGP, Vol. 45, Issue. 3)

A data locality optimizing algorithm (SIGP, Vol. 26, Issue. 6)

A data locality optimizing algorithm (SIGP, Vol. 39, Issue. 4)

Cache-conscious data placement (SIGP, Vol. 33, Issue. 11)

Locality-aware request distribution in cluster-based network servers (SIGP, Vol. 33, Issue. 11)

Flikker:saving DRAM refresh-power through critical data partitioning (SIGP, Vol. 46, Issue. 3)

Compiler optimizations for improving data locality (SIGP, Vol. 29, Issue. 11)

Micro-pages:increasing DRAM efficiency with locality-aware data placement (SIGP, Vol. 45, Issue. 3)

Similar Documents

Micro-pages:increasing DRAM efficiency with locality-aware data placement (CARN, Vol. 38, Issue. 1)

Micro-pages: increasing DRAM efficiency with locality-aware data placement

Inter-core cooperative TLB for chip multiprocessors (SIGP, Vol. 45, Issue. 3)

A data locality optimizing algorithm (SIGP, Vol. 26, Issue. 6)

A data locality optimizing algorithm (SIGP, Vol. 39, Issue. 4)

Cache-conscious data placement (SIGP, Vol. 33, Issue. 11)

Locality-aware request distribution in cluster-based network servers (SIGP, Vol. 33, Issue. 11)

Flikker:saving DRAM refresh-power through critical data partitioning (SIGP, Vol. 46, Issue. 3)

Compiler optimizations for improving data locality (SIGP, Vol. 29, Issue. 11)

Micro-pages:increasing DRAM efficiency with locality-aware data placement (SIGP, Vol. 45, Issue. 3)