NDLI: Software-directed combined cpu/link voltage scaling fornoc-based cmps

Content Provider	ACM Digital Library
Author	Kandemir, Mahmut Ozturk, Ozcan
Abstract	Network-on-Chip (NoC) based chip multiprocessors (CMPs) are expected to become more widespread in future, in both high performance scientific computing and low-end embedded computing. For many execution environments that employ these systems, reducing power consumption is an important goal. This paper presents a software approach for reducing power consumption in such systems through compiler-directed voltage/frequency scaling. The unique characteristic of this approach is that it scales the voltages and frequencies of select CPUs and communication links in a coordinated manner to maximize energy savings without degrading performance. Our approach has three important components. The first component is the identification of phases in the application. The next step is to determine the critical execution paths and slacks in each phase. For implementing these two components, our approach employs a novel parallel program representation. The last component of our approach is the assignment of voltages and frequencies to CPUs and communication links to maximize energy savings. We use integer linear programming (ILP) for this voltage/frequency assignment problem. To test our approach, we implemented it within a compilation framework and conducted experiments with applications from the SPEComp suite and SPECjbb. Our results show that the proposed combined CPU/link scaling is much more effective than scaling voltages of CPUs or communication links in isolation. In addition, we observed that the energy savings obtained are consistent across a wide range of values of our major simulation parameters such as the number of CPUs, the number of voltage/frequency levels, and the thread-to-CPU mapping.
Starting Page	359
Ending Page	370
Page Count	12
File Format	PDF
ISSN	01635999
DOI	10.1145/1384529.1375498
Journal	ACM SIGMETRICS Performance Evaluation Review (PERV)
Volume Number	36
Issue Number	1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-01-10
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Voltage scaling Communication link Compiler Noc Cmp Cpu
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Software-directed combined cpu/link voltage scaling fornoc-based cmps

Coordinated power management of voltage islands in CMPs

Compiler-Directed Energy Reduction Using Dynamic Voltage Scaling and Voltage Islands for Embedded Systems

Reducing NoC energy consumption through compiler-directed channel voltage scaling

Software-directed power-aware interconnection networks

Reducing energy consumption of parallel sparse matrix applications through integrated link/CPU voltage scaling

Improving dynamic voltage scaling algorithms with PACE

PIRATE:QoS and performance management in CMP architectures

HeteroScouts:hardware assist for OS scheduling in heterogeneous CMPs

Software-directed combined cpu/link voltage scaling fornoc-based cmps

Similar Documents

Software-directed combined cpu/link voltage scaling fornoc-based cmps

Coordinated power management of voltage islands in CMPs

Compiler-Directed Energy Reduction Using Dynamic Voltage Scaling and Voltage Islands for Embedded Systems

Reducing NoC energy consumption through compiler-directed channel voltage scaling

Software-directed power-aware interconnection networks

Reducing energy consumption of parallel sparse matrix applications through integrated link/CPU voltage scaling

Improving dynamic voltage scaling algorithms with PACE

PIRATE:QoS and performance management in CMP architectures

HeteroScouts:hardware assist for OS scheduling in heterogeneous CMPs

Software-directed combined cpu/link voltage scaling fornoc-based cmps