NDLI: Speculative parallelization using software multi-threaded transactions (CARN, Vol. 38, Issue. 1)

Content Provider	ACM Digital Library
Author	Mason, Thomas R. Jablin, Thomas B. Kim, Hanjun August, David I. Raman, Arun
Abstract	With the right techniques, multicore architectures may be able to continue the exponential performance trend that elevated the performance of applications of all types for decades. While many scientific programs can be parallelized without speculative techniques, speculative parallelism appears to be the key to continuing this trend for general-purpose applications. Recently-proposed code parallelization techniques, such as those by Bridges et al. and by Thies et al., demonstrate scalable performance on multiple cores by using speculation to divide code into atomic units (transactions) that span multiple threads in order to expose data parallelism. Unfortunately, most software and hardware Thread-Level Speculation (TLS) memory systems and transactional memories are not sufficient because they only support single-threaded atomic units. Multi-threaded Transactions (MTXs) address this problem, but they require expensive hardware support as currently proposed in the literature. This paper proposes a Software MTX (SMTX) system that captures the applicability and performance of hardware MTX, but on existing multicore machines. The SMTX system yields a harmonic mean speedup of 13.36x on native hardware with four 6-core processors (24 cores in total) running speculatively parallelized applications.
Starting Page	65
Ending Page	76
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/1735970.1736030
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	38
Issue Number	1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Automatic parallelization Loop-level parallelism Pipelined parallelism Software transactional memory Thread-level speculation Multi-threaded transactions
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Speculative parallelization using software multi-threaded transactions

Speculative parallelization using software multi-threaded transactions (SIGP, Vol. 45, Issue. 3)

Scalable Speculative Parallelization on Commodity Clusters

Scalable Speculative Parallelization on Commodity Clusters

Compiler-Driven Software Speculation for Thread-Level Parallelism

Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory

Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory

Optimizing software runtime systems for speculative parallelization

Speculative Parallelization Using Software Multi-threaded Transactions

Speculative parallelization using software multi-threaded transactions (CARN, Vol. 38, Issue. 1)

Similar Documents

Speculative parallelization using software multi-threaded transactions

Speculative parallelization using software multi-threaded transactions (SIGP, Vol. 45, Issue. 3)

Scalable Speculative Parallelization on Commodity Clusters

Scalable Speculative Parallelization on Commodity Clusters

Compiler-Driven Software Speculation for Thread-Level Parallelism

Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory

Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory

Optimizing software runtime systems for speculative parallelization

Speculative Parallelization Using Software Multi-threaded Transactions

Speculative parallelization using software multi-threaded transactions (CARN, Vol. 38, Issue. 1)