NDLI: Per-thread cycle accounting in SMT processors (CARN, Vol. 37, Issue. 1)

Content Provider	ACM Digital Library
Author	Eeckhout, Lieven Eyerman, Stijn
Abstract	This paper proposes a cycle accounting architecture for Simultaneous Multithreading (SMT) processors that estimates the execution times for each of the threads had they been executed alone, while they are running simultaneously on the SMT processor. This is done by accounting each cycle to either a base, miss event or waiting cycle component during multi-threaded execution. Single-threaded alone execution time is then estimated as the sum of the base and miss event components; the waiting cycle component represents the lost cycle count due to SMT execution. The cycle accounting architecture incurs reasonable hardware cost (around 1KB of storage) and estimates single-threaded performance with average prediction errors around 7.2% for two-program workloads and 11.7% for four-program workloads. The cycle accounting architecture has several important applications to system software and its interaction with SMT hardware. For one, the estimated single-thread alone execution time provides an accurate picture to system software of the actually consumed processor cycles per thread. The alone execution time instead of the total execution time (timeslice) may make system software scheduling policies more effective. Second, a new class of thread-progress aware SMT fetch policies based on per-thread progress indicators enable system software level priorities to be enforced at the hardware level.
Starting Page	133
Ending Page	144
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/2528521.1508260
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	37
Issue Number	1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Thread-progress aware fetch policy Cycle accounting Simultaneous multithreading (smt)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Per-thread cycle accounting in SMT processors

Per-thread cycle accounting in SMT processors (SIGP, Vol. 44, Issue. 3)

Memory-level parallelism aware fetch policies for simultaneous multithreading processors

PCOUNT: A Power Aware Fetch Policy in Simultaneous Multithreading Processors

A Low-Complexity, High-Performance Fetch Unit for Simultaneous Multithreading Processors (2004)

A memory-level parallelism aware fetch policy for SMT processors (2007)

A memory-level parallelism aware fetch policy for smt processors.

Kendo:efficient deterministic multithreading in software (CARN, Vol. 37, Issue. 1)

Simultaneous multithreading (smt) processors.

Per-thread cycle accounting in SMT processors (CARN, Vol. 37, Issue. 1)

Similar Documents

Per-thread cycle accounting in SMT processors

Per-thread cycle accounting in SMT processors (SIGP, Vol. 44, Issue. 3)

Memory-level parallelism aware fetch policies for simultaneous multithreading processors

PCOUNT: A Power Aware Fetch Policy in Simultaneous Multithreading Processors

A Low-Complexity, High-Performance Fetch Unit for Simultaneous Multithreading Processors (2004)

A memory-level parallelism aware fetch policy for SMT processors (2007)

A memory-level parallelism aware fetch policy for smt processors.

Kendo:efficient deterministic multithreading in software (CARN, Vol. 37, Issue. 1)

Simultaneous multithreading (smt) processors.

Per-thread cycle accounting in SMT processors (CARN, Vol. 37, Issue. 1)