NDLI: Inter-core prefetching for multicore processors using migrating helper threads (CARN, Vol. 39, Issue. 1)

Content Provider	ACM Digital Library
Author	Kamruzzaman, Md Tullsen, Dean M. Swanson, Steven
Abstract	Multicore processors have become ubiquitous in today's systems, but exploiting the parallelism they offer remains difficult, especially for legacy application and applications with large serial components. The challenge, then, is to develop techniques that allow multiple cores to work in concert to accelerate a single thread. This paper describes inter-core prefetching, a technique to exploit multiple cores to accelerate a single thread. Inter-core prefetching extends existing work on helper threads for SMT machines to multicore machines. Inter-core prefetching uses one compute thread and one or more prefetching threads. The prefetching threads execute on cores that would otherwise be idle, prefetching the data that the compute thread will need. The compute thread then migrates between cores, following the path of the prefetch threads, and finds the data already waiting for it. Inter-core prefetching works with existing hardware and existing instruction set architectures. Using a range of state-of-the-art multiprocessors, this paper characterizes the potential benefits of the technique with microbenchmarks and then measures its impact on a range of memory intensive applications. The results show that inter-core prefetching improves performance by an average of 31 to 63%, depending on the architecture, and speeds up some applications by as much as 2.8×. It also demonstrates that inter-core prefetching reduces energy consumption by between 11 and 26% on average.
Starting Page	393
Ending Page	404
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/1961295.1950411
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	39
Issue Number	1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Chip multiprocessors Helper threads Compilers Single-thread performance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Inter-core prefetching for multicore processors using migrating helper threads

Inter-core prefetching for multicore processors using migrating helper threads (SIGP, Vol. 46, Issue. 3)

Inter-core prefetching for multicore processors using migrating helper threads.

Inter-core cooperative TLB for chip multiprocessors (CARN, Vol. 38, Issue. 1)

Coalition threading: combining traditional andnon-traditional parallelism to maximize scalability

Accurate branch prediction for short threads (CARN, Vol. 36, Issue. 1)

Prefetching with Helper Threads for Loosely Coupled Multiprocessor Systems

A compiler-directed data prefetching scheme for chip multiprocessors

Stealth prefetching (CARN, Vol. 34, Issue. 5)

Inter-core prefetching for multicore processors using migrating helper threads (CARN, Vol. 39, Issue. 1)

Similar Documents

Inter-core prefetching for multicore processors using migrating helper threads

Inter-core prefetching for multicore processors using migrating helper threads (SIGP, Vol. 46, Issue. 3)

Inter-core prefetching for multicore processors using migrating helper threads.

Inter-core cooperative TLB for chip multiprocessors (CARN, Vol. 38, Issue. 1)

Coalition threading: combining traditional andnon-traditional parallelism to maximize scalability

Accurate branch prediction for short threads (CARN, Vol. 36, Issue. 1)

Prefetching with Helper Threads for Loosely Coupled Multiprocessor Systems

A compiler-directed data prefetching scheme for chip multiprocessors

Stealth prefetching (CARN, Vol. 34, Issue. 5)

Inter-core prefetching for multicore processors using migrating helper threads (CARN, Vol. 39, Issue. 1)