NDLI: Design Considerations for Multilevel CMOS/Nano Memristive Memory

Content Provider	ACM Digital Library
Author	Manem, H. Rajendran, J. Rose, G. S.
Copyright Year	2012
Abstract	With technology migration into nano and molecular scales several hybrid CMOS/nano logic and memory architectures have been proposed that aim to achieve high device density with low power consumption. The discovery of the memristor has further enabled the realization of denser nanoscale logic and memory systems by facilitating the implementation of multilevel logic. This work describes the design of such a multilevel nonvolatile memristor memory system, and the design constraints imposed in the realization of such a memory. In particular, the limitations on load, bank size, number of bits achievable per device, placed by the required noise margin for accurately reading and writing the data stored in a device are analyzed. Also analyzed are the nondisruptive read and write methodologies for the hybrid multilevel memristor memory to program and read the memristive information without corrupting it. This work showcases two write methodologies that leverage the best traits of memristors when used in either linear (low power) or nonlinear drift (fast speeds) modes. The system can therefore be tailored depending on the required performance parameters of a given application for a fast memory or a slower but very energy-efficient system. We propose for the first time, a hybrid memory that aims to incorporate the area advantage provided by the utilization of multilevel logic and nanoscale memristive devices in conjunction with CMOS for the realization of a high density nonvolatile multilevel memory.
Starting Page	1
Ending Page	22
Page Count	22
File Format	PDF
ISSN	15504832
e-ISSN	15504840
DOI	10.1145/2093145.2093151
Journal	ACM Journal on Emerging Technologies in Computing Systems (JETC)
Volume Number	8
Issue Number	1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-02-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	1T1M Memristor Multilevel
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Nanoscience and Nanotechnology Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Memristive devices in computing system: Promises and challenges

Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture

A hybrid nano-CMOS architecture for defect and fault tolerance

Design considerations for variation tolerant multilevel CMOS/Nano memristor memory

A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory

A study of asynchronous design methodology for robust CMOS-nano hybrid system design

Low-power 3D nano/CMOS hybrid dynamically reconfigurable architecture

Predictive technology model for nano-CMOS design exploration

Nanoarray architectures multilevel simulation

Design Considerations for Multilevel CMOS/Nano Memristive Memory

Similar Documents

Memristive devices in computing system: Promises and challenges

Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture

A hybrid nano-CMOS architecture for defect and fault tolerance

Design considerations for variation tolerant multilevel CMOS/Nano memristor memory

A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory

A study of asynchronous design methodology for robust CMOS-nano hybrid system design

Low-power 3D nano/CMOS hybrid dynamically reconfigurable architecture

Predictive technology model for nano-CMOS design exploration

Nanoarray architectures multilevel simulation

Design Considerations for Multilevel CMOS/Nano Memristive Memory