NDLI: Reversible circuit synthesis using a cycle-based approach

Content Provider	ACM Digital Library
Author	Saeedi, Mehdi Zamani, Morteza Saheb Sedighi, Mehdi Sasanian, Zahra
Copyright Year	2010
Abstract	Reversible logic has applications in various research areas, including signal processing, cryptography and quantum computation. In this article, direct NCT-based synthesis of a given $\textit{k}-cycle$ in a cycle-based synthesis scenario is examined. To this end, a set of seven building blocks is proposed that reveals the potential of direct synthesis of a given permutation to reduce both quantum cost and average runtime. To synthesize a given large cycle, we propose a decomposition algorithm to extract the suggested building blocks from the input specification. Then, a synthesis method is introduced that uses the building blocks and the decomposition algorithm. Finally, a hybrid synthesis framework is suggested that uses the proposed cycle-based synthesis method in conjunction with one of the recent NCT-based synthesis approaches which is based on Reed-Muller (RM) spectra. The time complexity and the effectiveness of the proposed synthesis approach are analyzed in detail. Our analyses show that the proposed hybrid framework leads to a better quantum cost in the worst-case scenario compared to the previously presented methods. The proposed framework always converges and typically synthesizes a given specification very fast compared to the available synthesis algorithms. Besides, the quantum costs of benchmark functions are improved about 20% on average (55% in the best case).
Starting Page	1
Ending Page	26
Page Count	26
File Format	PDF
ISSN	15504832
e-ISSN	15504840
DOI	10.1145/1877745.1877747
Journal	ACM Journal on Emerging Technologies in Computing Systems (JETC)
Volume Number	6
Issue Number	4
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-12-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Circuit optimization Logic synthesis Reversible circuits
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Nanoscience and Nanotechnology Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost

Synthesis of reversible sequential elements

An Improved Reversible Circuit Synthesis Approach using Clustering of ESOP Cubes

RMDDS: Reed-muller decision diagram synthesis of reversible logic circuits

Cofactor Sharing for Reversible Logic Synthesis

Reversible logic synthesis with Fredkin and Peres gates

An Algorithm for Quantum Template Matching

Data structures and algorithms for simplifying reversible circuits

Reversible Synthesis of Symmetric Functions with a Simple Regular Structure and Easy Testability

Reversible circuit synthesis using a cycle-based approach

Similar Documents

A Synthesis Algorithm for 4-Bit Reversible Logic Circuits with Minimum Quantum Cost

Synthesis of reversible sequential elements

An Improved Reversible Circuit Synthesis Approach using Clustering of ESOP Cubes

RMDDS: Reed-muller decision diagram synthesis of reversible logic circuits

Cofactor Sharing for Reversible Logic Synthesis

Reversible logic synthesis with Fredkin and Peres gates

An Algorithm for Quantum Template Matching

Data structures and algorithms for simplifying reversible circuits

Reversible Synthesis of Symmetric Functions with a Simple Regular Structure and Easy Testability

Reversible circuit synthesis using a cycle-based approach