NDLI: A Real-Time Multichannel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels

Content Provider	ACM Digital Library
Author	Goossens, Kees Akesson, Benny Gomony, Manil Dev
Copyright Year	2015
Abstract	Ever-increasing demands for main memory bandwidth and memory speed/power tradeoff led to the introduction of memories with multiple memory channels, such as Wide IO DRAM. Efficient utilization of a multichannel memory as a shared resource in multiprocessor real-time systems depends on mapping of the memory clients to the memory channels according to their requirements on latency, bandwidth, communication, and memory capacity. However, there is currently no real-time memory controller for multichannel memories, and there is no methodology to optimally configure multichannel memories in real-time systems. As a first work toward this direction, we present two main contributions in this article: (1) a configurable real-time multichannel memory controller architecture with a novel method for logical-to-physical address translation and (2) two design-time methods to map memory clients to the memory channels, one an optimal algorithm based on an integer programming formulation of the mapping problem, and the other a fast heuristic algorithm. We demonstrate the real-time guarantees on bandwidth and latency provided by our multichannel memory controller architecture by experimental evaluation. Furthermore, we compare the performance of the mapping problem formulation in a solver and the heuristic algorithm against two existing mapping algorithms in terms of computation time and mapping success ratio. We show that an optimal solution can be found in 2 hours using the solver and in less than 1 second with less than 7% mapping failure using the heuristic for realistically sized problems. Finally, we demonstrate configuring a Wide IO DRAM in a high-definition (HD) video and graphics processing system to emphasize the practical applicability and effectiveness of this work.
Starting Page	1
Ending Page	27
Page Count	27
File Format	PDF
ISSN	15399087
e-ISSN	15583465
DOI	10.1145/2661635
Volume Number	14
Issue Number	2
Journal	ACM Transactions on Embedded Computing Systems (TECS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-02-17
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Multichannel memories Heuristic algorithm Memory controller Optimal mapping
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

XA Real-Time Multi-Channel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels

XA Real-Time Multi-Channel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels

Scheduling to Optimize Cache Utilization for Non-Volatile Main Memories

Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions

An Optimal Algorithm for Scheduling Requests on Interleaved Memories for a Pipelined Processor

Exploiting Page Correlations for Write Buffering in Page-Mapping Multichannel SSDs

A dynamic programming algorithm for cache memory partitioning for real-time systems

An Algorithm for Testing Random Access Memories

Real-time performance analysis of multiprocessor systems with shared memory

A Real-Time Multichannel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels

Similar Documents

XA Real-Time Multi-Channel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels

XA Real-Time Multi-Channel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels

Scheduling to Optimize Cache Utilization for Non-Volatile Main Memories

Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions

An Optimal Algorithm for Scheduling Requests on Interleaved Memories for a Pipelined Processor

Exploiting Page Correlations for Write Buffering in Page-Mapping Multichannel SSDs

A dynamic programming algorithm for cache memory partitioning for real-time systems

An Algorithm for Testing Random Access Memories

Real-time performance analysis of multiprocessor systems with shared memory

A Real-Time Multichannel Memory Controller and Optimal Mapping of Memory Clients to Memory Channels