NDLI: Embedded RAIDs-on-chip for bus-based chip-multiprocessors

Please wait, while we are loading the content...

Issue 5s(Special Issue on Risk and Trust in Embedded Critical Systems, Special Issue on Real-Time, Embedded and Cyber-Physical Systems, Special Issue on Virtual Prototyping of Parallel and Embedded Systems (ViPES)), November 2014

Issue 4(Regular Papers), November 2014

Abstracts: Online Supplements Volume 13, Number 1s Volume 13, Number 2s Volume 13, Number 3s Volume 13, Number 4s Volume 13, Number 5s

Editorial: Embedded everywhere for everyone

Rapid evaluation of custom instruction selection approaches with FPGA estimation

Task scheduling: A control-theoretical viewpoint for a general and flexible solution

Elon: Enabling efficient and long-term reprogramming for wireless sensor networks

Bluetooth aided mobile phone localization: A nonlinear neural circuit approach

Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors

Message blinding method requiring no multiplicative inversion for RSA

A Multiple-FPGA parallel computing architecture for real-time simulation of soft-object deformation

Building timing predictable embedded systems

Embedded RAIDs-on-chip for bus-based chip-multiprocessors

Python to accelerate embedded SoC design: A case study for systems biology

A low-power instruction replay mechanism for design of resilient microprocessors

Simultaneous hardware and time redundancy with online task scheduling for low energy highly reliable standby-sparing system

Towards scalable arithmetic units with graceful degradation

Adaptive wear-leveling algorithm for PRAM main memory with a DRAM buffer

Transport triggered architecture to perform carrier synchronization for LTE

An approach to manage reconfigurations and reduce area cost in hard real-time reconfigurable systems

Bandwidth allocation for fixed-priority-scheduled compositional real-time systems

Extended Instruction Exploration for Multiple-Issue Architectures

A study on parallelizing XML path filtering using accelerators

Providing reliable and real-time delivery in the presence of body shadowing in breadcrumb systems

GPU-like on-chip system for decoding LDPC codes

Online learning of timeout policies for dynamic power management

Simulation-based functional verification of dynamically reconfigurable systems

An asymmetric dual-processor architecture for low-power information appliances

Issue 4s(Special Issue on Real-Time and Embedded Technology and Applications, Domain-Specific Multicore Computing, Cross-Layer Dependable Embedded Systems, and Application of Concurrency to System Design (ACSD'13)), July 2014

Issue 3s(Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers), March 2014

Issue 2s(Special Section ESFH'12, ESTIMedia'11 and Regular Papers), January 2014

Issue 3, December 2013

Issue 1s(Special Section on ESTIMedia'10), November 2013

Issue 2(Special issue on application-specific processors), September 2013

Issue 1, August 2013

ACM Transactions on Embedded Computing Systems (TECS) : Volume 12

ACM Transactions on Embedded Computing Systems (TECS) : Volume 11

ACM Transactions on Embedded Computing Systems (TECS) : Volume 11S

ACM Transactions on Embedded Computing Systems (TECS) : Volume 10

ACM Transactions on Embedded Computing Systems (TECS) : Volume 9

ACM Transactions on Embedded Computing Systems (TECS) : Volume 8

ACM Transactions on Embedded Computing Systems (TECS) : Volume 7

ACM Transactions on Embedded Computing Systems (TECS) : Volume 6

ACM Transactions on Embedded Computing Systems (TECS) : Volume 5

ACM Transactions on Embedded Computing Systems (TECS) : Volume 4

ACM Transactions on Embedded Computing Systems (TECS) : Volume 3

ACM Transactions on Embedded Computing Systems (TECS) : Volume 2

ACM Transactions on Embedded Computing Systems (TECS) : Volume 1

Embedded RAIDs-on-chip for bus-based chip-multiprocessors

Content Provider	ACM Digital Library
Author	Bathen, Luis Angel D. Dutt, Nikil D.
Copyright Year	2014
Abstract	The dual effects of larger die sizes and technology scaling, combined with aggressive voltage scaling for power reduction, increase the error rates for on-chip memories. Traditional on-chip memory reliability techniques (e.g., ECC) incur significant power and performance overheads. In this article, we propose a low-power-and-performance-overhead Embedded RAID (E-RAID) strategy and present Embedded RAIDs-on-Chip (E-RoC), a distributed dynamically managed reliable memory subsystem for bus-based Chip-Multiprocessors. E-RoC achieves reliability through redundancy by optimizing RAID-like policies tuned for on-chip distributed memories. We achieve on-chip reliability of memories through the use of Distributed Dynamic ScratchPad Allocatable Memories (DSPAMs) and their allocation policies. We exploit aggressive voltage scaling to reduce power consumption overheads due to parallel DSPAM accesses, and rely on the E-RoC Manager to automatically handle any resulting voltage-scaling-induced errors. We demonstrate how E-RAIDs can further enhance the fault tolerance of traditional memory reliability approaches by designing E-RAID levels that exploit ECC. Finally, we show the power and flexibility of the E-RoC concept by showing the benefits of having a heterogeneous E-RAID levels that fit each application's needs (fault tolerance, power/energy, performance). Our experimental results on CHStone/Mediabench II benchmarks show that our E-RAID levels converge to 100% error-free data rates much faster than traditional ECC approaches. Moreover, E-RAID levels that exploit ECC can guarantee 99.9% error-free data rates at ultra low Vdd on average, where as traditional ECC approaches were able to attain at most 99.1% error-free data rates. We observe an average of 22% dynamic power consumption increase by using traditional ECC approaches with respect to the baseline (non-voltage scaled SPMs), whereas our E-RAID levels are able to save dynamic power consumption by an average of 27% (w.r.t. the same non-voltage scaled SPMs baseline), while incurring worst-case 2% higher performance overheads than traditional ECC approaches. By voltage scaling the memories, we see that traditional ECC approaches are able to save static energy by 6.4% (average), where as our E-RAID approaches achieve 23.4% static energy savings (average). Finally, we observe that mixing E-RAID levels allows us to further reduce the dynamic power consumption by up to 55.5% at the cost of an average 5.6% increase in execution time over traditional approaches.
Starting Page	1
Ending Page	36
Page Count	36
File Format	PDF
ISSN	15399087
e-ISSN	15583465
DOI	10.1145/2533316
Volume Number	13
Issue Number	4
Journal	ACM Transactions on Embedded Computing Systems (TECS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-03-10
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Information assurance Chip-multiprocessors Embedded systems Policy Scratchpad memory Security Virtualization
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Virtualizing on-chip distributed ScratchPad memories for low power and trusted application execution

SPMVisor: dynamic scratchpad memory virtualization for secure, low power, and high performance distributed on-chip memories

SPMVisor: Dynamic scratchpad memory virtualization for secure, low power, and high performance distributed on-chip memories

TrustGeM: Dynamic trusted environment generation for chip-multiprocessors

Temperature-Aware Data Allocation for Embedded Systems with Cache and Scratchpad Memory

A hardware/software framework for instruction and data scratchpad memory allocation

Comparative evaluation of memory models for chip multiprocessors

Scheduling of synchronous data flow models onto scratchpad memory-based embedded processors

PoliMakE: a policy making engine for secure embedded software execution on chip-multiprocessors

Embedded RAIDs-on-chip for bus-based chip-multiprocessors

Similar Documents

Virtualizing on-chip distributed ScratchPad memories for low power and trusted application execution

SPMVisor: dynamic scratchpad memory virtualization for secure, low power, and high performance distributed on-chip memories

SPMVisor: Dynamic scratchpad memory virtualization for secure, low power, and high performance distributed on-chip memories

TrustGeM: Dynamic trusted environment generation for chip-multiprocessors

Temperature-Aware Data Allocation for Embedded Systems with Cache and Scratchpad Memory

A hardware/software framework for instruction and data scratchpad memory allocation

Comparative evaluation of memory models for chip multiprocessors

Scheduling of synchronous data flow models onto scratchpad memory-based embedded processors

PoliMakE: a policy making engine for secure embedded software execution on chip-multiprocessors

Embedded RAIDs-on-chip for bus-based chip-multiprocessors