NDLI: Low-Overhead FPGA Middleware for Application Portability and Productivity

Please wait, while we are loading the content...

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 10

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 9

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 8

Issue 4, October 2015

Low-Overhead FPGA Middleware for Application Portability and Productivity

RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators

The Table-Hadamard GRNG: An Area-Efficient FPGA Gaussian Random Number Generator

Memory Interface Design for 3D Stencil Kernels on a Massively Parallel Memory System

SuperDragon: A Heterogeneous Parallel System for Accelerating 3D Reconstruction of Cryo-Electron Microscopy Images

Safe Dynamic Reshaping of Reconfigurable MPSoC Embedded Systems for Self-Healing and Self-Adaption Purposes

Issue 3, May 2015

Issue 2(Special Section on FPL 2013), April 2015

Issue 1, February 2015

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 7

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 6

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 5

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 4

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 3

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 2

ACM Transactions on Reconfigurable Technology and Systems (TRETS) : Volume 1

Low-Overhead FPGA Middleware for Application Portability and Productivity

Content Provider	ACM Digital Library
Author	George, Alan D. Kirchgessner, Robert Stitt, Greg
Copyright Year	2015
Abstract	Reconfigurable computing devices such as field-programmable gate arrays (FPGAs) offer advantages over fixed-logic CPU and GPU architectures, including improved performance, superior power efficiency, and reconfigurability. The challenge of FPGA application development, however, has limited their acceptance in high-performance computing and high-performance embedded computing applications. FPGA development carries similar difficulties to hardware design, requiring that developers iterate through register-transfer level designs with cycle-level accuracy. Furthermore, the lack of hardware and software standards between FPGA platforms limits productivity and application portability, and makes porting applications between heterogeneous platforms a time-consuming and often challenging process. Recent efforts to improve FPGA productivity using high-level synthesis tools and languages show promise, but platform support remains limited and typically is left as a challenge for developers. To address these issues, we present RC Middleware (RCMW), a novel middleware that improves productivity and enables application and tool portability by abstracting away platform-specific details. RCMW provides an application-centric development environment, exposing only the resources and standardized interfaces required by an application, independent of the underlying platform. We demonstrate the portability and productivity benefits of RCMW using four heterogeneous platforms from three vendors. Our results indicate that RCMW enables application productivity and improves developer productivity, and that these benefits are achieved with less than 7% performance and 3% area overhead on average.
Starting Page	1
Ending Page	22
Page Count	22
File Format	PDF
ISSN	19367406
e-ISSN	19367414
DOI	10.1145/2746404
Volume Number	8
Issue Number	4
Journal	ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-09-11
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Accelerators FPGA Heterogeneous computing Middleware Portability Productivity Reconfigurable computing
Content Type	Text
Resource Type	Article
Subject	Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SCF: A Framework for Task-Level Coordination in Reconfigurable, Heterogeneous Systems

Reconfigurable computing middleware for application portability and productivity

SCF: a device- and language-independent task coordination framework for reconfigurable, heterogeneous systems

SHMEM+: A multilevel-PGAS programming model for reconfigurable supercomputing

Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems

FPGA-Based Dynamically Reconfigurable SQL Query Processing

NCBI BLASTP on High-Performance Reconfigurable Computing Systems

Reconfigurable computing: a survey of systems and software

A Performance-Oriented Algorithm with Consideration on Communication Cost for Dynamically Reconfigurable FPGA Partitioning

Low-Overhead FPGA Middleware for Application Portability and Productivity

Similar Documents

SCF: A Framework for Task-Level Coordination in Reconfigurable, Heterogeneous Systems

Reconfigurable computing middleware for application portability and productivity

SCF: a device- and language-independent task coordination framework for reconfigurable, heterogeneous systems

SHMEM+: A multilevel-PGAS programming model for reconfigurable supercomputing

Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems

FPGA-Based Dynamically Reconfigurable SQL Query Processing

NCBI BLASTP on High-Performance Reconfigurable Computing Systems

Reconfigurable computing: a survey of systems and software

A Performance-Oriented Algorithm with Consideration on Communication Cost for Dynamically Reconfigurable FPGA Partitioning

Low-Overhead FPGA Middleware for Application Portability and Productivity