NDLI: DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators

Content Provider	ACM Digital Library
Author	Subramanian, Lavanya Chang, Kevin Kai-Wei Usui, Hiroyuki Mutlu, Onur
Copyright Year	2016
Abstract	Modern SoCs integrate multiple CPU cores and hardware accelerators (HWAs) that share the same main memory system, causing interference among memory requests from different agents. The result of this interference, if it is not controlled well, is missed deadlines for HWAs and low CPU performance. Few previous works have tackled this problem. State-of-the-art mechanisms designed for CPU-GPU systems strive to meet a target frame rate for GPUs by prioritizing the GPU close to the time when it has to complete a frame. We observe two major problems when such an approach is adapted to a heterogeneous CPU-HWA system. First, HWAs miss deadlines because they are prioritized only when close to their deadlines. Second, such an approach does $\textit{not}$ consider the diverse memory access characteristics of different applications running on CPUs and HWAs, leading to low performance for latency-sensitive CPU applications and deadline misses for some HWAs, including GPUs. In this article, we propose a Deadline-Aware memory Scheduler for Heterogeneous systems (DASH), which overcomes these problems using three key ideas, with the goal of meeting HWAs’ deadlines while providing high CPU performance. First, DASH prioritizes an HWA when it is not on track to meet its deadline any time during a deadline period, instead of prioritizing it only when close to a deadline. Second, DASH prioritizes HWAs over memory-intensive CPU applications based on the observation that memory-intensive applications’ performance is not sensitive to memory latency. Third, DASH treats short-deadline HWAs differently as they are more likely to miss their deadlines and schedules their requests based on worst-case memory access time estimates. Extensive evaluations across a wide variety of different workloads and systems show that DASH achieves significantly better CPU performance than the best previous scheduler while always meeting the deadlines for all HWAs, including GPUs, thereby largely improving frame rates.
Starting Page	1
Ending Page	28
Page Count	28
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2847255
Volume Number	12
Issue Number	4
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-01-04
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	GPUs Hardware accelerators Deadline Heterogeneous systems Main memory Memory controller Multicore Performance Real-time systems Scheduling System-on-a-chip
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High performance and predictable memory controller for multicore mixed-criticality real-time systems

Two-phase colour-aware multicore real-time scheduler

A comparative review of contention-aware scheduling algorithms to avoid contention in multicore systems.

Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems

Energy-Efficient Thread Assignment Optimization for Heterogeneous Multicore Systems

HEALERS: a heterogeneous energy-aware low-overhead real-time scheduler

Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints (2004)

Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints ∗

HASS:a scheduler for heterogeneous multicore systems

DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators

Similar Documents

High performance and predictable memory controller for multicore mixed-criticality real-time systems

Two-phase colour-aware multicore real-time scheduler

A comparative review of contention-aware scheduling algorithms to avoid contention in multicore systems.

Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems

Energy-Efficient Thread Assignment Optimization for Heterogeneous Multicore Systems

HEALERS: a heterogeneous energy-aware low-overhead real-time scheduler

Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints (2004)

Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints ∗

HASS:a scheduler for heterogeneous multicore systems

DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators