NDLI: Aging-Aware Compilation for GP-GPUs

Content Provider	ACM Digital Library
Author	Lotfi, Atieh Benini, Luca Rahimi, Abbas Gupta, Rajesh K.
Copyright Year	2015
Abstract	General-purpose graphic processing units (GP-GPUs) offer high computational throughput using thousands of integrated processing elements (PEs). These PEs are stressed during workload execution, and negative bias temperature instability (NBTI) adversely affects their reliability by introducing new delay-induced faults. However, the effect of these delay variations is not uniformly spread across the PEs: some are affected more—hence less reliable—than others. This variation causes significant reduction in the lifetime of GP-GPU parts. In this article, we address the problem of “wear leveling” across processing units to mitigate lifetime uncertainty in GP-GPUs. We propose innovations in the static compiled code that can improve healing in PEs and stream cores (SCs) based on their degradation status. PE healing is a fine-grained very long instruction word (VLIW) slot assignment scheme that balances the stress of instructions across the PEs within an SC. SC healing is a coarse-grained workload allocation scheme that distributes workload across SCs in GP-GPUs. Both schemes share a common property: they adaptively shift workload from less reliable units to more reliable units, either spatially or temporally. These software schemes are based on online calibration with NBTI monitoring that equalizes the expected lifetime of PEs and SCs by regenerating adaptive compiled codes to respond to the specific health state of the GP-GPUs. We evaluate the effectiveness of the proposed schemes for various OpenCL kernels from the AMD APP SDK on Evergreen and Southern Island GPU architectures. The aging-aware healthy kernels generated by the PE (or SC) healing scheme reduce NBTI-induced voltage threshold shift by 30% (77% in the case of SCs), with no (moderate) performance penalty compared to the naive kernels.
Starting Page	1
Ending Page	20
Page Count	20
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2778984
Volume Number	12
Issue Number	2
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-07-08
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	GP-GPUs NBTI VLIW Adaptive kernel Aging-aware compilation
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Aging-aware compiler-directed VLIW assignment for GPGPU architectures

Aging-aware compiler-directed VLIW assignment for GPGPU architectures

MAGIC: Malicious Aging in Circuits/Cores

A dynamic self-scheduling scheme for heterogeneous multiprocessor architectures

API compilation for image hardware accelerators

Shared-port register file architecture for low-energy VLIW processors

VLIW instruction scheduling for minimal power variation

An Automatic Compilation Framework for Configurable Architectures

Cooperative Caching for GPUs

Aging-Aware Compilation for GP-GPUs

Similar Documents

Aging-aware compiler-directed VLIW assignment for GPGPU architectures

Aging-aware compiler-directed VLIW assignment for GPGPU architectures

MAGIC: Malicious Aging in Circuits/Cores

A dynamic self-scheduling scheme for heterogeneous multiprocessor architectures

API compilation for image hardware accelerators

Shared-port register file architecture for low-energy VLIW processors

VLIW instruction scheduling for minimal power variation

An Automatic Compilation Framework for Configurable Architectures

Cooperative Caching for GPUs

Aging-Aware Compilation for GP-GPUs