NDLI: Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach

Please wait, while we are loading the content...

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 13

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 12

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 11

Issue 4, January 2015

Issue 3, October 2014

Issue 2, June 2014

Virtual Ways: Low-Cost Coherence for Instruction Set Extensions with Architecturally Visible Storage

A Portable Optimization Engine for Accelerating Irregular Data-Traversal Applications on SIMD Architectures

VGRIS: Virtualized GPU Resource Isolation and Scheduling in Cloud Gaming

A Retargetable Static Binary Translator for the ARM Architecture

Revisiting LP-NUCA Energy Consumption: Cache Access Policies and Adaptive Block Dropping

Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files

Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach

Hadoop Extensions for Distributed Computing on Reconfigurable Active SSD Clusters

Issue 1, February 2014

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 10

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 9

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 8

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 7

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 6

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 5

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 4

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 3

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 2

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 1

Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach

Content Provider	ACM Digital Library
Author	Wu, Chengyong Chen, Yunji Huang, Yuanjie Du, Zidong Fang, Yuntan Temam, Olivier Fang, Shuangde Chen, Yang Eeckhout, Lieven Li, Huawei
Copyright Year	2014
Abstract	Because of tight power and energy constraints, industry is progressively shifting toward $\textit{heterogeneous}$ system-on-chip (SoC) architectures composed of a mix of general-purpose cores along with a number of accelerators. However, such SoC architectures can be very challenging to efficiently program for the vast majority of programmers, due to numerous programming approaches and languages. Libraries, on the other hand, provide a simple way to let programmers take advantage of complex architectures, which does not require programmers to acquire new accelerator-specific or domain-specific languages. Increasingly, library-based, also called algorithm-centric, programming approaches propose to generalize the usage of libraries and to compose programs around these libraries, instead of using libraries as mere complements. In this article, we present a software framework for achieving performance portability by leveraging a generalized library-based approach. Inspired by the notion of a component, as employed in software engineering and HW/SW codesign, we advocate nonexpert programmers to write simple wrapper code around existing libraries to provide simple but necessary semantic information to the runtime. To achieve performance portability, the runtime employs machine learning (simulated annealing) to select the most appropriate accelerator and its parameters for a given algorithm. This selection factors in the possibly complex composition of algorithms used in the application, the communication among the various accelerators, and the tradeoff between different objectives (i.e., accuracy, performance, and energy). Using a set of benchmarks run on a real heterogeneous SoC composed of a multicore processor and a GPU, we show that the runtime overhead is fairly small at 5.1% for the GPU and 6.4% for the multi-core. We then apply our accelerator selection approach to a simulated SoC platform containing multiple inexact accelerators. We show that accelerator selection together with hardware parameter tuning achieves an average 46.2% energy reduction and a speedup of 2.1× while meeting the desired application error target.
Starting Page	1
Ending Page	25
Page Count	25
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2608253
Volume Number	11
Issue Number	2
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-06-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	SoC Approximate computing Heterogeneity Library-based programming Performance portability
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach

Developing adaptive multi-device applications with the Heterogeneous Programming Library

Designing a Tunable Nested Data-Parallel Programming System

Seamlessly portable applications: Managing the diversity of modern heterogeneous systems

Software Standards for the Multicore Era

Performance-based dynamic loop scheduling in heterogeneous computing environments

EngineCL: Usability and Performance in Heterogeneous Computing

Task scheduling for heterogeneous systems using an incremental approach

OpenCL: A Parallel Programming Standard for Heterogeneous Computing Systems

Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach

Similar Documents

Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach

Developing adaptive multi-device applications with the Heterogeneous Programming Library

Designing a Tunable Nested Data-Parallel Programming System

Seamlessly portable applications: Managing the diversity of modern heterogeneous systems

Software Standards for the Multicore Era

Performance-based dynamic loop scheduling in heterogeneous computing environments

EngineCL: Usability and Performance in Heterogeneous Computing

Task scheduling for heterogeneous systems using an incremental approach

OpenCL: A Parallel Programming Standard for Heterogeneous Computing Systems

Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach