NDLI: Scalable high-radix router microarchitecture using a network switch organization

Content Provider	ACM Digital Library
Author	Ahn, Jung Ho Kim, John Son, Young Hoon
Copyright Year	2013
Abstract	As the system size of supercomputers and datacenters increases, cost-efficient networks become critical in achieving good scalability on those systems. $\textit{High}-radix$ routers reduce network cost by lowering the network diameter while providing a high bisection bandwidth and path diversity. The building blocks of these large-scale networks are the routers or the switches and they need to scale accordingly to the increasing port count and increasing pin bandwidth. However, as the port count increases, the high-radix router microarchitecture itself needs to scale efficiently. Hierarchical crossbar switch organization has been proposed where a single large crossbar used for a router switch is partitioned into many small crossbars and overcomes the limitations of conventional router microarchitecture. Although the organization provides high performance, it has limited scalability due to excessive power and area overheads by the wires and intermediate buffers. In this article, we propose scalable router microarchitectures that leverage a network within the switch design of the high-radix routers themselves. These alternative designs lower the wiring complexity and buffer requirements. For example, when a folded-Clos switch is used instead of the hierarchical crossbar switch for a radix-64 router, it provides up to 73%, 58%, and 87% reduction in area, energy-delay product, and energy-delay-area product, respectively. We also explore more efficient switch designs by exploiting the traffic-pattern characteristics of the $\textit{global}$ network and its impact on the $\textit{local}$ network design within the switch for both folded-Clos and flattened butterfly networks. In particular, we propose a bilateral butterfly switch organization that has fewer crossbars and global wires compared to the topology-agnostic folded-Clos switch while achieving better low-load latency and equivalent saturation throughput.
Starting Page	1
Ending Page	25
Page Count	25
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2512433
Volume Number	10
Issue Number	3
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-09-19
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Interconnection architectures Network topology Packet-switching networks
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A High-Throughput Distributed Shared-Buffer NoC Router

The Combined Input-Output Queued Crossbar Architecture for High-Radix On-Chip Switches

A loss aware scalable topology for photonic on chip interconnection networks

The Data Vortex, an All Optical Path Multicomputer Interconnection Network

The deflection self-routing Delta network: a dynamically fault-tolerant high-radix multistage interconnection network

Scalable crossbar network: a non-blocking interconnection network for large-scale systems

On the topological properties of HyperX

MoDe-X: Microarchitecture of a Layout-Aware Modular Decoupled Crossbar for On-Chip Interconnects

Emerging broadband packet-switch technology in integrated information networks

Scalable high-radix router microarchitecture using a network switch organization

Similar Documents

A High-Throughput Distributed Shared-Buffer NoC Router

The Combined Input-Output Queued Crossbar Architecture for High-Radix On-Chip Switches

A loss aware scalable topology for photonic on chip interconnection networks

The Data Vortex, an All Optical Path Multicomputer Interconnection Network

The deflection self-routing Delta network: a dynamically fault-tolerant high-radix multistage interconnection network

Scalable crossbar network: a non-blocking interconnection network for large-scale systems

On the topological properties of HyperX

MoDe-X: Microarchitecture of a Layout-Aware Modular Decoupled Crossbar for On-Chip Interconnects

Emerging broadband packet-switch technology in integrated information networks

Scalable high-radix router microarchitecture using a network switch organization