NDLI: Idiom recognition framework using topological embedding

Please wait, while we are loading the content...

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 13

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 12

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 11

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 10

Issue 4, December 2013

Issue 3, September 2013

TACO Reviewers 2012

Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores

Hybrid type legalization for a sparse SIMD instruction set

VLIW coprocessor for IEEE-754 quadruple-precision elementary functions

Idiom recognition framework using topological embedding

Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach

An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA

Improved bitwidth-aware variable packing

Scalable high-radix router microarchitecture using a network switch organization

Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors

Orchestrating stream graphs using model checking

Using machine learning to partition streaming programs

Designing on-chip networks for throughput accelerators

Issue 2, May 2013

Issue 1, April 2013

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 9

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 8

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 7

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 6

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 5

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 4

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 3

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 2

ACM Transactions on Architecture and Code Optimization (TACO) : Volume 1

Idiom recognition framework using topological embedding

Content Provider	ACM Digital Library
Author	Nakatani, Toshio Moriyama, Takao Inoue, Hiroshi Kawahito, Motohiro Komatsu, Hideaki
Copyright Year	2013
Abstract	Modern processors support hardware-assist instructions (such as TRT and TROT instructions on the IBM System z) to accelerate certain functions such as delimiter search and character conversion. Such special instructions are often used in high-performance libraries, but their exploitation in optimizing compilers has been limited. We devised a new idiom recognition technique based on a topological embedding algorithm to detect idiom patterns in the input programs more aggressively than in previous approaches using exact pattern matching. Our approach can detect a pattern even if the code segment does not exactly match the idiom. For example, we can detect a code segment that includes additional code within the idiom pattern. We also propose an instruction simplification for the idiom recognition. This optimization analyzes all of the usages of the output of the optimized code for a specific idiom. If we find that we do not need an actual value for the output but only a value in a subrange, then we can assign a value in that subrange as the output. The code generation can generate faster code with this optimization. We implemented our new idiom recognition approach based on the Java Just-In-Time (JIT) compiler that is part of the J9 Java Virtual Machine, and we supported several important idioms for the special hardware-assist instructions on the IBM System z and on some models of the IBM System p. To demonstrate the effectiveness of our technique, we performed two experiments. The first experiment was to see how many more patterns we can detect compared to the previous approach. The second experiment measured the performance improvements over the previous approaches. For the first experiment, we used the Java Compatibility Kit (JCK) API tests. For the second experiment we used the IBM XML parser, SPECjvm98, and SPCjbb2000. In summary, relative to a baseline implementation using exact pattern matching, our algorithm converted 76% more loops in JCK tests. On a z9, we also observed significant average performance improvement of the XML parser by 54%, of SPECjvm98 by 1.9%, and of SPECjbb2000 by 4.4%. Finally, we observed that the JIT compilation time increased by only 0.32% to 0.44%.
Starting Page	1
Ending Page	34
Page Count	34
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/2512431
Volume Number	10
Issue Number	3
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2008-09-19
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Idiom recognition JIT Java VMX Hardware-assist instructions Topological embedding
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A new idiom recognition framework for exploiting hardware-assist instructions (OPSR, Vol. 40, Issue. 5)

A new idiom recognition framework for exploiting hardware-assist instructions

A new idiom recognition framework for exploiting hardware-assist instructions (CARN, Vol. 34, Issue. 5)

A new idiom recognition framework for exploiting hardware-assist instructions (SIGP, Vol. 41, Issue. 11)

Trace transitioning and exception handling in a trace-based JIT compiler for java

Exploring single and multilevel JIT compilation policy for modern machines $^{1}$

A Theory of Computer Instructions

Producing Computer Instructions for the PACT I Compiler

Effective sign extension elimination for java

Idiom recognition framework using topological embedding

Similar Documents

A new idiom recognition framework for exploiting hardware-assist instructions (OPSR, Vol. 40, Issue. 5)

A new idiom recognition framework for exploiting hardware-assist instructions

A new idiom recognition framework for exploiting hardware-assist instructions (CARN, Vol. 34, Issue. 5)

A new idiom recognition framework for exploiting hardware-assist instructions (SIGP, Vol. 41, Issue. 11)

Trace transitioning and exception handling in a trace-based JIT compiler for java

Exploring single and multilevel JIT compilation policy for modern machines $^{1}$

A Theory of Computer Instructions

Producing Computer Instructions for the PACT I Compiler

Effective sign extension elimination for java

Idiom recognition framework using topological embedding