NDLI: Accelerated warmup for sampled microarchitecture simulation

Please wait, while we are loading the content...

Accelerated warmup for sampled microarchitecture simulation

Content Provider	ACM Digital Library
Author	Haskins, John W. Skadron, Kevin
Copyright Year	2005
Abstract	To reduce the cost of cycle-accurate software simulation of microarchitectures, many researchers use statistical sampling: by simulating only a small, representative subset of the end-to-end dynamic instruction stream in cycle-accurate detail, simulation results complete in much less time than simulating the cycle-by-cycle progress of an entire benchmark. In order for sampled simulation results to accurately reflect the nature the full dynamic instruction stream, however, state in the simulated cache and branch predictor must match or closely approximate state as it would have appeared had cycle-accurate simulation been used for the entire simulation. Researchers typically address this issue by prefixing a period of warmup---in which cache and branch predictor state are modeled in addition to programmer-visible architected state---to each cluster of contiguous instructions in the sample.One conservative, but slow approach is to always simulate cache and branch predictor state, whether among the cycle-accurate clusters, or among the instructions preceding each cluster. To save time, warmup heuristics have been proposed, but there is no one-size-fits-all heuristic for any benchmark. More rigorous, analytical warmup approaches are necessary in order to balance the requirements of high accuracy and rapidity from sampled simulations. This paper explores this issue and in particular demonstrates the merits of memory reference reuse latency (MRRL).Relative to the IPC measured by modeling all precluster cache and branch predictor activity, MRRL generated an average error in IPC of less than 1% and simultaneously reduced simulation running times by an average of approximately 50% (or 95% of the maximum potential speedup).
Starting Page	78
Ending Page	108
Page Count	31
File Format	PDF
ISSN	15443566
e-ISSN	15443973
DOI	10.1145/1061267.1061272
Volume Number	2
Issue Number	1
Journal	ACM Transactions on Architecture and Code Optimization (TACO)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-03-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Reuse latency Sampled simulation Warmup
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation

Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation (2003)

Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation (2003)

Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation

Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation (2002)

Two-Level Hybrid Sampled Simulation of Multithreaded Applications

PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling

Efficient Sampling Startup for SimPoint

Efficiently Securing Systems from Code Reuse Attacks

Accelerated warmup for sampled microarchitecture simulation

Similar Documents

Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation

Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation (2003)

Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation (2003)

Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation

Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation (2002)

Two-Level Hybrid Sampled Simulation of Multithreaded Applications

PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling

Efficient Sampling Startup for SimPoint

Efficiently Securing Systems from Code Reuse Attacks

Accelerated warmup for sampled microarchitecture simulation