NDLI: Resource-constrained multiprocessor synthesis for floating-point applications on FPGAs

Content Provider	ACM Digital Library
Author	Wang, Xiaofang Gupta, Pallav
Copyright Year	2011
Abstract	Although state-of-the-art field-programmable gate arrays offer exciting new opportunities in exploring low-cost high-performance architectures for data-intensive scientific applications, they also present serious challenges. Multiprocessor-on-programmable-chip, which integrates software programmability and hardware reconfiguration, provides substantial flexibility that results in shorter design cycles, higher performance, and lower cost. In this article, we present an application-specific design methodology for multiprocessor-on-programmable-chip architectures that target applications involving large matrices and floating-point operations. Given an application with specific energy-performance and resource constraints, our methodology aims to customize the architecture to match the diverse computation and communication requirements of the application tasks. Graph-based analysis of the application drives system synthesis that employs a precharacterized, parameterized hardware component library of functional units. Extensive experimental results for three diverse applications are presented to demonstrate the efficacy of our design methodology.
Starting Page	1
Ending Page	29
Page Count	29
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/2003695.2003701
Volume Number	16
Issue Number	4
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2011-10-27
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	FPGA design and synthesis Multiprocessor-on-programmable-chip Heterogeneous multiprocessors Mixed-mode parallel processing Resource-constrained optimization
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Versatile Task Assignment for Heterogeneous Soft Dual-Processor Platforms

High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors

Adaptive scheduling of array-intensive applications on mixed-mode reconfigurable multiprocessors*.

Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates

HERA: A RECONFIGURABLE AND MIXED-MODE PARALLEL COMPUTING ENGINE ON PLATFORM FPGAS*

Design and Implementation of a Resource-Efficient Communication Architecture for Multiprocessors on FPGAs

Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates

High-Level Synthesis for FPGAs: From Prototyping to Deployment

Exploiting mixed-mode parallelism for matrix operations.

Resource-constrained multiprocessor synthesis for floating-point applications on FPGAs

Similar Documents

Versatile Task Assignment for Heterogeneous Soft Dual-Processor Platforms

High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors

Adaptive scheduling of array-intensive applications on mixed-mode reconfigurable multiprocessors*.

Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates

HERA: A RECONFIGURABLE AND MIXED-MODE PARALLEL COMPUTING ENGINE ON PLATFORM FPGAS*

Design and Implementation of a Resource-Efficient Communication Architecture for Multiprocessors on FPGAs

Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates

High-Level Synthesis for FPGAs: From Prototyping to Deployment

Exploiting mixed-mode parallelism for matrix operations.

Resource-constrained multiprocessor synthesis for floating-point applications on FPGAs