NDLI: A framework for systematic validation and debugging of pipeline simulators

Content Provider	ACM Digital Library
Author	Panda, S. K. Kumar, Rajeev Roy, Arnab Chakrabarti, P. P.
Copyright Year	2005
Abstract	Microprocessor pipeline simulation at the system level is an extremely important activity in the architecture exploration process. In this article, we address the problem of validating and debugging a pipeline simulator from the specific perspective of instruction scheduling. We propose a general framework for a systematic validation process and show that the assumptions made are justified for most standard pipeline models. The framework does not need any formal specification of the pipeline logic and hence can be readily integrated into the simulation and iteration-based architectural design space exploration process. We propose a concept of semantic equivalence between two simulations called D* equivalence which effectively captures the dataflow between instructions through registers. We then proceed to propose an algorithm which decides this equivalence in time polynomial in the number of instructions executed and the number of registers. We implement the algorithm and demonstrate how the framework facilitates debugging.
Starting Page	462
Ending Page	491
Page Count	30
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1080334.1080336
Volume Number	10
Issue Number	3
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-07-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Simulation-based verification Dataflow equivalence Design space exploration Instruction scheduling Pipeline validation Pipelined architectures
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power Modeling for GPU Architectures Using McPAT

Instruction scheduling for a tiled dataflow architecture (SIGP, Vol. 41, Issue. 11)

Efficient simulation of critical synchronous dataflow graphs

Multithreaded Simulation for Synchronous Dataflow Graphs

Co-synthesis of pipelined structures and instruction reordering constraints for instruction set processors

Scalable SMT-Based Equivalence Checking of Nested Loop Pipelining in Behavioral Synthesis

Rapid Design Space Exploration of Application Specific Heterogeneous Pipelined Multiprocessor Systems

Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration

Simulation-based verification using Temporally Attributed Boolean Logic

A framework for systematic validation and debugging of pipeline simulators

Similar Documents

Power Modeling for GPU Architectures Using McPAT

Instruction scheduling for a tiled dataflow architecture (SIGP, Vol. 41, Issue. 11)

Efficient simulation of critical synchronous dataflow graphs

Multithreaded Simulation for Synchronous Dataflow Graphs

Co-synthesis of pipelined structures and instruction reordering constraints for instruction set processors

Scalable SMT-Based Equivalence Checking of Nested Loop Pipelining in Behavioral Synthesis

Rapid Design Space Exploration of Application Specific Heterogeneous Pipelined Multiprocessor Systems

Framework for Simulation of Heterogeneous MpSoC for Design Space Exploration

Simulation-based verification using Temporally Attributed Boolean Logic

A framework for systematic validation and debugging of pipeline simulators