NDLI: Rate analysis for embedded systems

Content Provider	ACM Digital Library
Author	Mathur, Anmol Dasdan, Ali Gupta, Rajesh K.
Copyright Year	1998
Abstract	Embedded systems consist of interacting components that are required to deliver a specific functionality under constraints on execution rates and relative time separation of the components. In this article, we model an embedded system using concurrent processes interacting through synchronization. We assume that there are rate constraints on the execution rates of processes imposed by the designer or the environment of the system, where the execution rate of a process is the number of its executions per unit time. We address the problem of computing bounds on the execution rates of processes constituting an embedded system, and propose an interactive rate analysis framework. As part of the rate analysis framework we present an efficient algorithms for checking the consistency of the rate constraints. Bounds on the execution rate of each process are computed using an efficient algorithm based on the relationship between the execution rate of a process and the maximum mean delay cycles in the process graph. Finally, if the computed rates violate some of the rate constraints, some of the processes in the system are redesigned using information from the rate analysis step. This rate analysis framework is implemented in a tool called RATAN. We illustrate by an example how RATAN can be used in an embedded system design.
Starting Page	408
Ending Page	436
Page Count	29
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/293625.293631
Volume Number	3
Issue Number	3
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1998-07-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Average execution rate Concurrent system modeling Embedded systems Interactive rate violation debugging Rate analysis Rate constraints
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Interactive blackbox debugging for concurrent languages

Scenario-based timing verification of multiprocessor embedded applications

Sampling-based program execution monitoring

Symbolic debugging of embedded hardware and software

Specification and analysis of timing constraints for embedded systems

System-scenario-based design of dynamic embedded systems

Analysis and optimization of distributed real-time embedded systems

Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems

RATAN: A Tool for Rate Analysis and Rate Constraint Debugging for Embedded Systems (1997)

Rate analysis for embedded systems

Similar Documents

Interactive blackbox debugging for concurrent languages

Scenario-based timing verification of multiprocessor embedded applications

Sampling-based program execution monitoring

Symbolic debugging of embedded hardware and software

Specification and analysis of timing constraints for embedded systems

System-scenario-based design of dynamic embedded systems

Analysis and optimization of distributed real-time embedded systems

Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems

RATAN: A Tool for Rate Analysis and Rate Constraint Debugging for Embedded Systems (1997)

Rate analysis for embedded systems