NDLI: Feedback-based scheduling for load-balanced two-stage switches

Content Provider	ACM Digital Library
Author	Hu, Bing Yeung, Kwan L.
Copyright Year	2011
Abstract	A framework for designing feedback-based scheduling algorithms is proposed for elegantly solving the notorious packet missequencing problem of a load-balanced switch. Unlike existing approaches, we show that the efforts made in load balancing and keeping packets in order can complement each other. Specifically, at each middle-stage port between the two switch fabrics of a load-balanced switch, only a single-packet buffer for each virtual output queueing (VOQ) is required. Although packets belonging to the same flow pass through different middle-stage VOQs, the delays they experience at different middle-stage ports will be identical. This is made possible by properly selecting and coordinating the two sequences of switch configurations to form a joint sequence with both staggered symmetry property and in-order packet delivery property. Based on the staggered symmetry property, an efficient feedback mechanism is designed to allow the right middle-stage port occupancy vector to be delivered to the right input port at the right time. As a result, the performance of load balancing as well as the switch throughput is significantly improved. We further extend this feedback mechanism to support the multicabinet implementation of a load-balanced switch, where the propagation delay between switch linecards and switch fabrics is nonnegligible. As compared to the existing load-balanced switch architectures and scheduling algorithms, our solutions impose a modest requirement on switch hardware, but consistently yield better delay-throughput performance. Last but not least, some extensions and refinements are made to address the scalability, implementation, and fairness issues of our solutions.
Starting Page	1077
Ending Page	1090
Page Count	14
File Format	PDF
ISSN	10636692
DOI	10.1109/TNET.2009.2037318
Volume Number	18
Issue Number	4
Journal	IEEE/ACM Transactions on Networking (TON)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-08-01
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Feedback-based switch Load-balanced switch Two-stage switch
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Networks and Communications Software Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Feedback-Based Scheduling for Load-Balanced Two-Stage Switches

Padded frames: a novel algorithm for stable scheduling in load-balanced switches

Padded Frames: A Novel Algorithm for Stable Scheduling in Load-Balanced Switches

The concurrent matching switch architecture

CR switch: a load-balanced switch with contention and reservation

A load-balanced crosspoint-queued switch fabric

On guaranteed smooth scheduling for input-queued switches

The iSLIP scheduling algorithm for input-queued switches

Crosstalk-preventing scheduling in single-and two-stage AWG-based cell switches

Feedback-based scheduling for load-balanced two-stage switches

Similar Documents

Feedback-Based Scheduling for Load-Balanced Two-Stage Switches

Padded frames: a novel algorithm for stable scheduling in load-balanced switches

Padded Frames: A Novel Algorithm for Stable Scheduling in Load-Balanced Switches

The concurrent matching switch architecture

CR switch: a load-balanced switch with contention and reservation

A load-balanced crosspoint-queued switch fabric

On guaranteed smooth scheduling for input-queued switches

The iSLIP scheduling algorithm for input-queued switches

Crosstalk-preventing scheduling in single-and two-stage AWG-based cell switches

Feedback-based scheduling for load-balanced two-stage switches