NDLI: Design, real-time modelling, simulation and digital implementation of phase-locked loop-based auto-synchronising current-sourced converter for an induction heating prototype

Please wait, while we are loading the content...

Design, real-time modelling, simulation and digital implementation of phase-locked loop-based auto-synchronising current-sourced converter for an induction heating prototype

Estimation of stochastic environment force for master–slave robotic system

On linear waveguides of square and triangular lattice strips: an application of Chebyshev polynomials

Estimation of algal colonization growth on mortar surface using a hybridization of machine learning and metaheuristic optimization

Computations of incompressible fluid flow around a long square obstacle near a wall: laminar forced flow and thermal characteristics

A comparative study on effect of plain- and wavy-wall confinement on wake characteristics of flow past circular cylinder

Mathematical modeling and analysis of WEDM machining parameters of nickel-based super alloy using response surface methodology

Transport of E. coli in saturated and unsaturated porous media: effect of physiological state and substrate availability

Sadhana : Volume 42, Issue 5, May 2017

Sadhana : Volume 42, Issue 4, April 2017

Sadhana : Volume 42, Issue 3, March 2017

Sadhana : Volume 42, Issue 2, February 2017

Sadhana : Volume 42, Issue 1, January 2017

Design, real-time modelling, simulation and digital implementation of phase-locked loop-based auto-synchronising current-sourced converter for an induction heating prototype

Content Provider	Springer Nature Link
Author	Roy, Molay Sengupta, Mainak
Copyright Year	2017
Abstract	Induction heating (IH) converters operate just above resonant frequency, at near unity power factor (UPF), to supply power to the targeted work-piece. Some power electronic converter-fed IH systems use power control strategies based on dynamic tracking of the changing resonant frequency as the work-piece gets heated up (since inductance changes). Therefore, the correct in-process determination of the resonant frequency is essential. A method of dynamically detecting the resonant frequency is by calculating the phase-shift between current and voltage continuously during the process. In case of CSI- (and VSI-) fed IH, the phase-shift between voltage and current is zero at resonant frequency. Hence one way of identifying the resonant frequency is by varying the frequency until the phase-shift is zero. For controlling this phase-shift between current and voltage waveforms, most of the controllers use a phase-locked loop (PLL) IC. In this paper, a novel method for the dynamic tracking of resonant frequency is proposed and the practical implementation of the same, using a field-programmable gate array (FPGA) based digital-PLL, is presented. The scheme is first simulated with generated off-line signal samples and then implemented on a real-time model of a CSI-fed IH application. Finally, the digital-PLL logic is implemented on controller hardware and practically tested in a laboratory-made experimental set-up of 2 kW at a nominal frequency of 10 kHz. The switching frequency is auto-synchronising. This fact is practically verified both by varying (i) the geometric dimensions as also (ii) the initial temperature of the work-piece. It is practically observed in the oscillograms that the phase gets locked in few cycles (and hence ensures quick tracking of the dynamically changing resonant frequency for this set-up).
Starting Page	879
Ending Page	888
Page Count	10
File Format	PDF
ISSN	02562499
Journal	Sadhana
Volume Number	42
Issue Number	6
e-ISSN	09737677
Language	English
Publisher	Springer India
Publisher Date	2017-05-20
Publisher Place	New Delhi
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Induction heating current source inverter (CSI) phase-locked loop FPGA real-time simulation Engineering
Content Type	Text
Resource Type	Article
Subject	Multidisciplinary

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and Implementation of FPGA based Linear All Digital Phase-Locked Loop

A commutation strategy for IGBT-based CSI-fed parallel resonant circuit for induction heating application

Exploration of FPGA-based electromagnetic transient real-time simulation system design using high-level synthesis

FPGA implementation of impedance-compensated phase-locked loop for HVDC converters

Self-synchronising virtual induction generator without phase-locked loop and proportional–integral regulators

FPGA-based hardware-in-the-loop real-time simulation implementation for high-speed train electrical traction system

A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution

Design and Implementation of FPGA based linear All Digital Phase-Locked Loop for Signal Processing Applications

Real-Time Electrical Load Emulator Using Optimal Feedback Control Technique

Design, real-time modelling, simulation and digital implementation of phase-locked loop-based auto-synchronising current-sourced converter for an induction heating prototype

Similar Documents

Design and Implementation of FPGA based Linear All Digital Phase-Locked Loop

A commutation strategy for IGBT-based CSI-fed parallel resonant circuit for induction heating application

Exploration of FPGA-based electromagnetic transient real-time simulation system design using high-level synthesis

FPGA implementation of impedance-compensated phase-locked loop for HVDC converters

Self-synchronising virtual induction generator without phase-locked loop and proportional–integral regulators

FPGA-based hardware-in-the-loop real-time simulation implementation for high-speed train electrical traction system

A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution

Design and Implementation of FPGA based linear All Digital Phase-Locked Loop for Signal Processing Applications

Real-Time Electrical Load Emulator Using Optimal Feedback Control Technique

Design, real-time modelling, simulation and digital implementation of phase-locked loop-based auto-synchronising current-sourced converter for an induction heating prototype