NDLI: Robust PID controller design for time delay processes with peak of maximum sensitivity criteria

Content Provider	Springer Nature Link
Author	Shamsuzzoha, Mohammad
Copyright Year	2014
Abstract	The motivation of this work is to obtain single PI/PID tuning formula for different types of processes with enhanced disturbance rejection performance. The proposed tuning formula consistently gives better performance in comparison to several well-known methods at the same degree of robustness for stable, integrating and unstable processes. For the selection of the closed-loop time constant (τ $_{c}$), a guideline is provided over a broad range of time-delay/time-constant ratios on the basis of the peak of maximum sensitivity (M $_{s}$). An analysis has been performed for the uncertainty margin with the different process parameters for the robust controller design. It gives the guideline of the M $_{s}$-value settings for the PI controller designs based on the process parameters uncertainty. Furthermore, a relationship has been developed between M $_{s}$-value and uncertainty margin with the different process parameters (k, τ and θ). Simulation study has been conducted for the broad class of processes and the controllers are tuned to have the same degree of robustness by measuring the maximum sensitivity, M $_{s}$, in order to obtain a reasonable comparison.
Starting Page	3777
Ending Page	3786
Page Count	10
File Format	PDF
ISSN	20952899
Journal	Journal of Central South University of Technology
Volume Number	21
Issue Number	10
e-ISSN	22275223
Language	English
Publisher	Central South University
Publisher Date	2014-10-17
Publisher Place	Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	PI/PID controller tuning internal model control (IMC) method unstable delay process integrating delay process disturbance rejection Engineering Metallic Materials
Content Type	Text
Resource Type	Article
Subject	Metals and Alloys Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A unified approach for proportional-integral-derivative controller design for time delay processes

IMC based robust PID controller tuning for disturbance rejection

PID controller design for integrating processes with time delay

Robust Design of PID Controller Using IMC Technique for Integrating Process Based on Maximum Sensitivity

Design of active disturbance rejection internal model control strategy for SISO system with time delay process

Design of internal model control-proportional integral derivative controller with improved filter for disturbance rejection

Revisiting the simplified IMC tuning rules for low-order controllers: Novel 2DoF feedback controller

Analytical design of PID controller cascaded with a lead-lag filter for time-delay processes

PID-type controller tuning for unstable first order plus dead time processes based on gain and phase margin specifications

Robust PID controller design for time delay processes with peak of maximum sensitivity criteria

Similar Documents

A unified approach for proportional-integral-derivative controller design for time delay processes

IMC based robust PID controller tuning for disturbance rejection

PID controller design for integrating processes with time delay

Robust Design of PID Controller Using IMC Technique for Integrating Process Based on Maximum Sensitivity

Design of active disturbance rejection internal model control strategy for SISO system with time delay process

Design of internal model control-proportional integral derivative controller with improved filter for disturbance rejection

Revisiting the simplified IMC tuning rules for low-order controllers: Novel 2DoF feedback controller

Analytical design of PID controller cascaded with a lead-lag filter for time-delay processes

PID-type controller tuning for unstable first order plus dead time processes based on gain and phase margin specifications

Robust PID controller design for time delay processes with peak of maximum sensitivity criteria