NDLI: Reconfigurable computing: design methodology and hardware tasks scheduling for real-time image processing

Content Provider	Springer Nature Link
Author	Kessal, Lounis Abel, Nicolas Karaberu, Si Mahmoud Demigny, Didier
Copyright Year	2008
Abstract	Technology evolution makes possible the integration of heterogeneous components as programmable elements (processors), hardware dedicated blocks, hierarchical memories and buses. Furthermore, an optimized reconfigurable logic core embedded within a System-on-Chip will associate the performances of dedicated architecture and the flexibility of programmable ones. In order to increase performances, some of the applications are carried out in hardware, using dynamically reconfigurable logic, rather than software, using programmable elements. This approach offers a suitable hardware support to design malleable systems able to adapt themselves to a specific application. This article makes a synthesis of the Ardoise project. The first objective of Ardoise project was to design and to produce a dynamically reconfigurable platform based on commercial FPGAs. The concept of dynamically reconfigurable architecture depends partially on new design methodologies elaboration as well as on the programming environment. The platform architecture was designed to be suitable for real-time image processing. The article outlines mainly the Ardoise tools aspect: development environment and real-time management of the hardware tasks. The proposed methodology is based on a dynamic management of tasks according to an application scenario written using C++ language.
Starting Page	131
Ending Page	147
Page Count	17
File Format	PDF
ISSN	18618200
Journal	Journal of Real-Time Image Processing
Volume Number	3
Issue Number	3
e-ISSN	18618219
Language	English
Publisher	Springer-Verlag
Publisher Date	2008-03-04
Publisher Place	Berlin, Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Dynamically reconfigurable architecture Reconfigurable SoC Hardware tasks scheduling Real-time image processing IP design Signal, Image and Speech Processing Pattern Recognition Computer Graphics Multimedia Information Systems Image Processing and Computer Vision
Content Type	Text
Resource Type	Article
Subject	Information Systems

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Task Scheduling for Context Minimization in Dynamically Reconfigurable Platforms

Special issue on reconfigurable architecture for real-time image processing

Adaptive real-time image processing exploiting two dimensional reconfigurable architecture

Real-time human action recognition on an embedded, reconfigurable video processing architecture

Real-time scalable hardware architecture for 3D-HEVC bipartition modes

Scalable hardware architecture for disparity map computation and object location in real-time

Real-time hardware acceleration of the trace transform

Agent-based reconfigurable architecture for real-time object tracking

Coarse-grained Dynamically Reconfigurable Processor for Vision Pre-Processing

Reconfigurable computing: design methodology and hardware tasks scheduling for real-time image processing

Similar Documents

Task Scheduling for Context Minimization in Dynamically Reconfigurable Platforms

Special issue on reconfigurable architecture for real-time image processing

Adaptive real-time image processing exploiting two dimensional reconfigurable architecture

Real-time human action recognition on an embedded, reconfigurable video processing architecture

Real-time scalable hardware architecture for 3D-HEVC bipartition modes

Scalable hardware architecture for disparity map computation and object location in real-time

Real-time hardware acceleration of the trace transform

Agent-based reconfigurable architecture for real-time object tracking

Coarse-grained Dynamically Reconfigurable Processor for Vision Pre-Processing

Reconfigurable computing: design methodology and hardware tasks scheduling for real-time image processing