NDLI: Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing

Please wait, while we are loading the content...

Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing

Content Provider	Springer Nature Link
Author	Saponara, Sergio Fanucci, Luca Marsi, Stefa Ramponi, Giovanni
Copyright Year	2007
Abstract	This paper presents novel algorithmic and architectural solutions for real-time and power-efficient enhancement of images and video sequences. A programmable class of Retinex-like filters, based on the separation of the illumination and reflectance components, is proposed. The dynamic range of the input image is controlled by applying a suitable non-linear function to the illumination, while the details are enhanced by processing the reflectance. An innovative spatially recursive rational filter is used to estimate the illumination. Moreover, to improve the visual quality results of two-branch Retinex operators when applied to videos, a novel three-branch technique is proposed which exploits both spatial and temporal filtering. Real-time implementation is obtained by designing an Application Specific Instruction-set Processor (ASIP). Optimizations are addressed at algorithmic and architectural levels. The former involves arithmetic accuracy definition and linearization of non-linear operators; the latter includes customized instruction set, dedicated memory structure, adapted pipeline, bypasses, custom address generator, and special looping structures. The ASIP is synthesized in standard-cells CMOS technology and its performances are compared to known Digital signal processor (DSP) implementations of real-time Retinex filters. As a result of the comparison, the proposed algorithmic/architectural design outperforms state-of-art Retinex-like operators achieving the best trade-off between power consumption, flexibility, and visual quality.
Starting Page	267
Ending Page	283
Page Count	17
File Format	PDF
ISSN	18618200
Journal	Journal of Real-Time Image Processing
Volume Number	1
Issue Number	4
e-ISSN	18618219
Language	English
Publisher	Springer-Verlag
Publisher Date	2007-05-25
Publisher Place	Berlin, Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Application specific instruction-set processors (ASIP) Digital signal processor (DSP) Retinex Image enhancement Real-time image and video filters Signal, Image and Speech Processing Pattern Recognition Computer Graphics Multimedia Information Systems Image Processing and Computer Vision
Content Type	Text
Resource Type	Article
Subject	Information Systems

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ASIP-based reconfigurable architectures for power-efficient and real-time image/video processing

Integrated video motion estimator with Retinex-like pre-processing for robust motion analysis in automotive scenarios: algorithmic and real-time architecture design

Application-Specific Instruction-Set Processor for Retinex-Like Image and Video Processing

A multi-processor NoC-based architecture for real-time image/video enhancement

Novel multi-scale retinex with color restoration on graphics processing unit

A flexible FPGA implementation for illuminance–reflectance video enhancement

HDS, a real-time multi-DSP motion estimator for MPEG-4 H.264 AVC high definition video encoding

Reconfigurable architectures and processors for real-time video motion estimation

FPGA–DSP co-processing for feature tracking in smart video sensors

Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing

Similar Documents

ASIP-based reconfigurable architectures for power-efficient and real-time image/video processing

Integrated video motion estimator with Retinex-like pre-processing for robust motion analysis in automotive scenarios: algorithmic and real-time architecture design

Application-Specific Instruction-Set Processor for Retinex-Like Image and Video Processing

A multi-processor NoC-based architecture for real-time image/video enhancement

Novel multi-scale retinex with color restoration on graphics processing unit

A flexible FPGA implementation for illuminance–reflectance video enhancement

HDS, a real-time multi-DSP motion estimator for MPEG-4 H.264 AVC high definition video encoding

Reconfigurable architectures and processors for real-time video motion estimation

FPGA–DSP co-processing for feature tracking in smart video sensors

Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing