NDLI: A co-processed contour tracing algorithm for a smart camera

Content Provider	Springer Nature Link
Author	Jordan, Harald Dyck, Walter Smodič, Rene
Copyright Year	2010
Abstract	This paper describes a new approach for a contour-tracing algorithm targeting a low-power smart camera for industrial inspection. This embedded system consists of the three major components: CMOS sensor, FPGA and microprocessor. By analysing a linear-time algorithm used for simultaneously labelling connected components and their contours, two independent tasks could be identified. By efficiently assigning these two parts to the FPGA and the microprocessor achieving high-speed real-time operation is possible. The novelty of the proposed method is the development of a sequential co-processing algorithm for the FPGA. A Contour-Neighbourhood 3 × 3 filter kernel for converting the grey-level data to an intermediate representation containing directional information was added into an FPGA image-processing design. This pre-processed data is then provided to a software component which is executed on a microprocessor. The final result of this analysis is a sorted list of contour points for each object in the image. Further increases of the data throughput and the workload of the hardware resources are achievable by pipelining the subtasks of consecutive images. The runtime behaviour of this parallel operation is sufficient for meeting the real-time requirements of an industrial 2D measurement system.
Starting Page	23
Ending Page	31
Page Count	9
File Format	PDF
ISSN	18618200
Journal	Journal of Real-Time Image Processing
Volume Number	6
Issue Number	1
e-ISSN	18618219
Language	English
Publisher	Springer-Verlag
Publisher Date	2010-10-13
Publisher Place	Berlin, Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Image processing Object recognition Contour tracing FPGA pre-processing FPGA filtering Signal, Image and Speech Processing Pattern Recognition Computer Graphics Multimedia Information Systems Image Processing and Computer Vision
Content Type	Text
Resource Type	Article
Subject	Information Systems

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA–DSP co-processing for feature tracking in smart video sensors

Fast buffering for FPGA implementation of vision-based object recognition systems

HDR-ARtiSt: an adaptive real-time smart camera for high dynamic range imaging

Efficient network clustering for traffic reduction in embedded smart camera networks

High performance FPGA-based image correlation

The FPGA implementation of a one-bit-per-pixel image registration algorithm

A hardware solution for real-time image acquisition systems based on GigE camera

A real-time video denoising algorithm with FPGA implementation for Poisson–Gaussian noise

FPGA implementation of a real-time biologically inspired image enhancement algorithm

A co-processed contour tracing algorithm for a smart camera

Similar Documents

FPGA–DSP co-processing for feature tracking in smart video sensors

Fast buffering for FPGA implementation of vision-based object recognition systems

HDR-ARtiSt: an adaptive real-time smart camera for high dynamic range imaging

Efficient network clustering for traffic reduction in embedded smart camera networks

High performance FPGA-based image correlation

The FPGA implementation of a one-bit-per-pixel image registration algorithm

A hardware solution for real-time image acquisition systems based on GigE camera

A real-time video denoising algorithm with FPGA implementation for Poisson–Gaussian noise

FPGA implementation of a real-time biologically inspired image enhancement algorithm

A co-processed contour tracing algorithm for a smart camera