NDLI: A fully differential transimpedance amplifier with integrated differential photodetector in standard CMOS process for optical communications and interconnects

Content Provider	Springer Nature Link
Author	Yu, ChangLiang Mao, LuHong Xiao, XinDong Zhang, ShiLin
Copyright Year	2010
Abstract	A fully differential transimpedance amplifier (TIA) with integrated differential photodetector in standard CMOS technologies has been realized for optical receivers in optical communications and optical interconnects. And a novel, fully differential photodetector aiming to convert the incident light into a pair of fully differential photo-generated currents and ensure the differential symmetry on circuit configuration and model has also been proposed for the differential TIA to achieve the fully differential characteristic. Theoretical analysis and simulation results both indicate that the fully differential TIA reaches a higher bandwidth than a conventional one and at the same time a doubled sensitivity. Based on this new TIA, a monolithic, fully differential optoelectronic integrated receiver was designed and implemented in a Chartered 3.3 V, 0.35 μm standard CMOS process. It demonstrates 98.75 dBΩ transimpedance gain, and 0.334 μA equivalent input integrated referred noise current from 1 Hz up to −3 dB frequency. The power dissipation from a single 3.3 V supply is 100 mW for the TIA-LIA (limiting amplifier)-combination plus 138 mW for the 50 ω output buffer. At 850 nm wavelength, the optical receiver achieves a 1.1 GHz 3 dB bandwidth, and can handle bitrates up to 1.6 Gbit/s for −12.2 dBm peak-peak optical power and 2$^{31}$−1 PRBS (pseudorandom bit sequency) input signal.
Starting Page	1300
Ending Page	1311
Page Count	12
File Format	PDF
ISSN	1674733X
Journal	Science in China Series : Information Sciences
Volume Number	54
Issue Number	6
e-ISSN	18691919
Language	English
Publisher	SP Science China Press
Publisher Date	2010-12-10
Publisher Place	Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	transimpedance amplifier (TIA) photodetector CMOS optical receiver monolithic integrated circuits Information Systems and Communication Service
Content Type	Text
Resource Type	Article
Subject	Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 12×10 Gb/s fully integrated CMOS parallel optical receiver front-end amplifier array

CMOS Transimpedance Amplifier for Visible Light Communications

A High-Speed Fully-Integrated POF Receiver With Large-Area Photo Detectors in 65 nm CMOS

A 4-Gbps POF Receiver Using Linear Equalizer With Multi-Shunt-Shunt Feedbacks in 65-nm CMOS

Design and anaylsis of a 2.5-Gbps optical receiver analog front-end in a 0.35-/spl mu/m digital CMOS technology

A CMOS Low-Power Cross-Coupled Immittance-Converter Transimpedance Amplifier

10-Gb/s 850-nm CMOS OEIC Receiver With a Silicon Avalanche Photodetector

A High-Speed CMOS Integrated Optical Receiver With an Under-Damped TIA

A 10-Gb/s Inductorless Transimpedance Amplifier

A fully differential transimpedance amplifier with integrated differential photodetector in standard CMOS process for optical communications and interconnects

Similar Documents

A 12×10 Gb/s fully integrated CMOS parallel optical receiver front-end amplifier array

CMOS Transimpedance Amplifier for Visible Light Communications

A High-Speed Fully-Integrated POF Receiver With Large-Area Photo Detectors in 65 nm CMOS

A 4-Gbps POF Receiver Using Linear Equalizer With Multi-Shunt-Shunt Feedbacks in 65-nm CMOS

Design and anaylsis of a 2.5-Gbps optical receiver analog front-end in a 0.35-/spl mu/m digital CMOS technology

A CMOS Low-Power Cross-Coupled Immittance-Converter Transimpedance Amplifier

10-Gb/s 850-nm CMOS OEIC Receiver With a Silicon Avalanche Photodetector

A High-Speed CMOS Integrated Optical Receiver With an Under-Damped TIA

A 10-Gb/s Inductorless Transimpedance Amplifier

A fully differential transimpedance amplifier with integrated differential photodetector in standard CMOS process for optical communications and interconnects