NDLI: Electrical performance of static induction transistor with transverse structure

Content Provider	Springer Nature Link
Author	Liu, Chunjuan Wang, Yongshun Wang, Zaixing Chen, Chao
Copyright Year	2016
Abstract	A novel static induction transistor with transverse surface gate structure was designed and successfully fabricated in this paper. Its basic electrical characteristics and frequency performance was investigated in depth. The optimum technological parameters such as source-gate space and epitaxial layer thickness for obtaining excellent frequency performance and high blocking voltage capacity were represented and discussed in detail. The main advantage of this work is that the performances of device were improved with simple structure and technological processes. The experimental and simulated results demonstrate the trans-conductance g $_{ m }$ and gate-source breakdown voltage BV $_{ GS }$ of the transverse type SIT increase from 60 to 87 ms and 20 to 26 V, respectively, in addition to obtaining higher than 100 MHz operating frequency under relatively simple technology processes compared with those of traditional vertical SIT.提出了一种具有横向表面栅结构的静电感应晶体管。该晶体管将源、栅和漏极分布于硅片表面, 减小了栅-源之间的寄生电容, 利于提高器件的频率特性。通过优化包括栅-源间距及外延层厚度在内的工艺参数即可获得更高的栅效率及击穿特性。实验及模拟结果表明: 相对于传统的垂直沟道表面栅静电感应晶体管, 提出的横向结构静电感应晶体管采用相对简单结构及工艺实现较好的频率特性, 同时器件跨导、栅-源击穿电压得到明显提高。
Starting Page	1
Ending Page	8
Page Count	8
File Format	PDF
ISSN	1674733X
Journal	Science in China Series : Information Sciences
Volume Number	60
Issue Number	2
e-ISSN	18691919
Language	Chinese
Publisher	Science China Press
Publisher Date	2016-11-14
Publisher Place	Beijing
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	static induction transistor surface gate transverse structure parasitical capacitance gate-source breakdown voltage Information Systems and Communication Service
Content Type	Text
Resource Type	Article
Subject	Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improvements on voltage-resistant performance of bipolar static induction transistor (BSIT) with buried gate structure

Switching performances of static induction thyristor with buried-gate structure

Improvements on radiation-hardened performance of static induction transistor

Analytical current model of tunneling field-effect transistor considering the impacts of both gate and drain voltages on tunneling

Investigation on the layout strategy of ggNMOS ESD protection devices for uniform conduction behavior and optimal width scaling

A comb-gate silicon tunneling field effect transistor with improved on-state current

Breakdown voltage analysis for the new RESURF AlGaN/GaN HEMTs

Characteristics of high-power and high-breakdown-voltage static induction transistor with the high maximum frequency of oscillation

B-spline surface fitting to mesh vertices

Electrical performance of static induction transistor with transverse structure

Similar Documents

Improvements on voltage-resistant performance of bipolar static induction transistor (BSIT) with buried gate structure

Switching performances of static induction thyristor with buried-gate structure

Improvements on radiation-hardened performance of static induction transistor

Analytical current model of tunneling field-effect transistor considering the impacts of both gate and drain voltages on tunneling

Investigation on the layout strategy of ggNMOS ESD protection devices for uniform conduction behavior and optimal width scaling

A comb-gate silicon tunneling field effect transistor with improved on-state current

Breakdown voltage analysis for the new RESURF AlGaN/GaN HEMTs

Characteristics of high-power and high-breakdown-voltage static induction transistor with the high maximum frequency of oscillation

B-spline surface fitting to mesh vertices

Electrical performance of static induction transistor with transverse structure