NDLI: High-speed reconstruction for ultra-low resolution faces

Content Provider	Springer Nature Link
Author	Wang, Li Chen, JianSheng He, JinPing Su, GuangDa
Copyright Year	2012
Abstract	In this paper, a learning-based high-speed reconstruction system for ultra-low resolution faces is implemented using a software/hardware co-design paradigm. The hardware component working at 60 MHz contains a field programmable gate array, which is reconfigured to contain parallel processing units, and multiple memories to create parallel data. The hardware component effectively handles generating and sorting computationally intensive similarity metrics. This solves the processing speed problem in learning-based super-resolution reconstruction for ultra-low resolution faces. The system can reconstruct faces using 8×6, 16×12, and 32×24 sized images, with 4×4, 8×8, or 16×16 times magnification. The experimental results verify the effectiveness of our system in terms of both visual effect and low root mean square errors. The processing speed can be improved up to a maximum of 7900 times faster than a pure software implementation using C.
Starting Page	2102
Ending Page	2108
Page Count	7
File Format	PDF
ISSN	1674733X
Journal	Science in China Series : Information Sciences
Volume Number	55
Issue Number	9
e-ISSN	18691919
Language	English
Publisher	SP Science China Press
Publisher Date	2012-04-12
Publisher Place	Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	neighborhood image parallel computer template matching pixel compensation pipeline Information Systems and Communication Service
Content Type	Text
Resource Type	Article
Subject	Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A low power global shutter pixel with extended FD voltage swing range for large format high speed CMOS image sensor

A high speed multi-level-parallel array processor for vision chips

A high speed 1000 fps CMOS image sensor with low noise global shutter pixels

A fast globally optimal algorithm for template matching using low-resolution pruning

A robust high-resolution details preserving denoising algorithm for meshes

DEM generation using bistatic interferometry: High-coherence pixel selection and residual reference phase compensation

An improved motion compensation method for high resolution UAV SAR imaging

Design of novel, semi-transparent flip-flops (STFF) for high speed and low power application

Multi-Parameter Regularization Methods for High-Resolution Image Reconstruction With Displacement Errors

High-speed reconstruction for ultra-low resolution faces

Similar Documents

A low power global shutter pixel with extended FD voltage swing range for large format high speed CMOS image sensor

A high speed multi-level-parallel array processor for vision chips

A high speed 1000 fps CMOS image sensor with low noise global shutter pixels

A fast globally optimal algorithm for template matching using low-resolution pruning

A robust high-resolution details preserving denoising algorithm for meshes

DEM generation using bistatic interferometry: High-coherence pixel selection and residual reference phase compensation

An improved motion compensation method for high resolution UAV SAR imaging

Design of novel, semi-transparent flip-flops (STFF) for high speed and low power application

Multi-Parameter Regularization Methods for High-Resolution Image Reconstruction With Displacement Errors

High-speed reconstruction for ultra-low resolution faces