NDLI: A Hybrid Circular Queue Method for Iterative Stencil Computations on GPUs

Content Provider	Springer Nature Link
Author	Yang, Yang Cui, Hui Min Feng, Xiao Bing Xue, Jing Ling
Copyright Year	2012
Abstract	In this paper, we present a hybrid circular queue method that can significantly boost the performance of stencil computations on GPU by carefully balancing usage of registers and shared-memory. Unlike earlier methods that rely on circular queues predominantly implemented using indirectly addressable shared memory, our hybrid method exploits a new reuse pattern spanning across the multiple time steps in stencil computations so that circular queues can be implemented by both shared memory and registers effectively in a balanced manner. We describe a framework that automatically finds the best placement of data in registers and shared memory in order to maximize the performance of stencil computations. Validation using four different types of stencils on three different GPU platforms shows that our hybrid method achieves speedups up to 2.93X over methods that use circular queues implemented with shared-memory only.
Starting Page	57
Ending Page	74
Page Count	18
File Format	PDF
ISSN	10009000
Journal	Journal of Computer Science and Technology
Volume Number	27
Issue Number	1
e-ISSN	18604749
Language	English
Publisher	Springer US
Publisher Date	2012-01-09
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	stencil computation circular queue GPU occupancy register Theory of Computation Artificial Intelligence (incl. Robotics) Computer Science Information Systems Applications (incl. Internet) Data Structures, Cryptology and Information Theory Software Engineering
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Computer Science Applications Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance-Centric Optimization for Racetrack Memory Based Register File on GPUs

A hybrid circular queue method for iterative stencil computations on gpus.

Pragma Directed Shared Memory Centric Optimizations on GPUs

Highly Optimized Code Generation for Stencil Codes with Computation Reuse for GPUs

MPFFT: An Auto-Tuning FFT Library for OpenCL GPUs

Accelerating Iterative Big Data Computing Through MPI

Optimizing Linpack Benchmark on GPU-Accelerated Petascale Supercomputer

Providing Source Code Level Portability Between CPU and GPU with MapCG

Harnessing the Power of GPUs to Speed Up Feature Selection for Outlier Detection

A Hybrid Circular Queue Method for Iterative Stencil Computations on GPUs

Similar Documents

Performance-Centric Optimization for Racetrack Memory Based Register File on GPUs

A hybrid circular queue method for iterative stencil computations on gpus.

Pragma Directed Shared Memory Centric Optimizations on GPUs

Highly Optimized Code Generation for Stencil Codes with Computation Reuse for GPUs

MPFFT: An Auto-Tuning FFT Library for OpenCL GPUs

Accelerating Iterative Big Data Computing Through MPI

Optimizing Linpack Benchmark on GPU-Accelerated Petascale Supercomputer

Providing Source Code Level Portability Between CPU and GPU with MapCG

Harnessing the Power of GPUs to Speed Up Feature Selection for Outlier Detection

A Hybrid Circular Queue Method for Iterative Stencil Computations on GPUs