NDLI: Property verification of asynchronous systems

Content Provider	Springer Nature Link
Author	Cerone, Antonio Milne, George J.
Copyright Year	2005
Abstract	We demonstrate a new modelling technique that facilitates the description and the formal verification of timing properties of concurrent systems, such as asynchronous digital hardware. We utilise a process algebra and its associated automatic verification system and construct models and verification strategies using them. Utilising the hierarchical nature of our approach, these techniques may then be applied to larger systems, such as asynchronous circuits of commercial complexity. The modelling techniques introduced permit four distinct classes of objects, namely system components, assumed constraints on their behaviour, properties requiring proof and behaviour refinements, all to be modelled by a process. We illustrate this approach by modelling the necessary timing relationships required for the correct operation of asynchronous micropipline stages and then verifying that the resulting behaviour is correct. Finally, we demonstrate how the same models are used to make some observations about the performance and the timing properties of such designs.
Starting Page	25
Ending Page	40
Page Count	16
File Format	PDF
ISSN	16145046
Journal	Innovations in Systems and Software Engineering
Volume Number	1
Issue Number	1
e-ISSN	16145054
Language	English
Publisher	Springer-Verlag
Publisher Date	2005-03-11
Publisher Place	Berlin, Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Formal verification asynchronous hardware process algebra constraint modelling Software Engineering Computing Methodologies Computer Applications
Content Type	Text
Resource Type	Article
Subject	Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modelling and analysing cognitive causes of security breaches

Process Algebra as a Common Framework for Hardware/Software Coverification

Preface: Special Issue on Nasa Formal Methods Symposium 2009

Formal methods for interactive systems

Runtime monitoring and verification of systems with hidden information

A framework for computer-aided validation

Formal verification of secure group communication protocols modelled in UML

A verification environment for bigraphs

A monadic approach to automated reasoning for Bluespec SystemVerilog

Property verification of asynchronous systems

Similar Documents

Modelling and analysing cognitive causes of security breaches

Process Algebra as a Common Framework for Hardware/Software Coverification

Preface: Special Issue on Nasa Formal Methods Symposium 2009

Formal methods for interactive systems

Runtime monitoring and verification of systems with hidden information

A framework for computer-aided validation

Formal verification of secure group communication protocols modelled in UML

A verification environment for bigraphs

A monadic approach to automated reasoning for Bluespec SystemVerilog

Property verification of asynchronous systems