NDLI: A Miniaturization Approach Towards 40 GHz Integrated Single Chip Receiver System for MMW Communication Networks

Content Provider	Springer Nature Link
Author	Kumar, Sandeep Kanaujia, Bid Kumar Dwari, Santanu Pandey, Ganga Prasad Singh, Dinesh Kumar
Copyright Year	2015
Abstract	A full integration of single chip receiver system is remains to be a challenge in the area of millimetre wave (MMW) applications. In this paper, the integration of antenna, filter and CMOS low noise amplifier (LNA) is proposed which provides a new tri-design receiver system for MMW communication networks. A three-stage CMOS LNA is designed and integrated with co-design of filter and rectangular microstrip antenna which relaxes 50 Ω impedance matching constraint for designing at 40 GHz. Moreover, the new tri-design technique heavily improves the overall system integration, minimizes the noise and reduces the chip area and thus saving overall cost of the system. A three-stage CMOS LNA design is simulated and layouted using 90 nm CMOS design kit in ADS.v.12. The simulation result of CMOS LNA shows an achievement of 3.8 dB noise figure, 15.8 dB gain and −28 dB of return loss using proper impedance matching network. In addition, a theoretical analysis of three-stage CMOS LNA without using input–output matching network is done for the optimization of noise figure. A co-design of filter and patch antenna is also analyzed and integrated with CMOS LNA circuit. Finally, tri-design of receiver system demonstrates a peak gain of 25 dB and noise figure of 2.8 dB using proposed method.
Starting Page	1285
Ending Page	1302
Page Count	18
File Format	PDF
ISSN	09296212
Journal	Wireless Personal Communications
Volume Number	84
Issue Number	2
e-ISSN	1572834X
Language	English
Publisher	Springer US
Publisher Date	2015-05-16
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Band pass filter CMOS LNA Millimeter wave Tri-design Communications Engineering, Networks Signal, Image and Speech Processing Computer Communication Networks
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 60-GHz Millimeter-Wave Bandpass Filter Using 0.18-$muhbox{m}$ CMOS Technology

A Millimeter-Wave CMOS Heterodyne Receiver With On-Chip LO and Divider

A Millimeter-Wave CPW CMOS On-Chip Bandpass Filter Using Conductor-Backed Resonators

A 24-/60-GHz CMOS On-Chip Dual-Band Bandpass Filter Using Trisection Dual-Behavior Resonators

A 60-GHz CMOS Sub-Harmonic RF Receiver With Integrated On-Chip Artificial-Magnetic-Conductor Yagi Antenna and Balun Bandpass Filter for Very-Short-Range Gigabit Communications

A 60-GHz CMOS receiver front-end

Design of Dual-Band Millimeter-Wave Antenna-in-Package Using Flip-Chip Assembly

A 60-GHz Millimeter-Wave CMOS Integrated On-Chip Antenna and Bandpass Filter

A 65-nm CMOS Fully Integrated Transceiver Module for 60-GHz Wireless HD Applications

A Miniaturization Approach Towards 40 GHz Integrated Single Chip Receiver System for MMW Communication Networks

Similar Documents

A 60-GHz Millimeter-Wave Bandpass Filter Using 0.18-$muhbox{m}$ CMOS Technology

A Millimeter-Wave CMOS Heterodyne Receiver With On-Chip LO and Divider

A Millimeter-Wave CPW CMOS On-Chip Bandpass Filter Using Conductor-Backed Resonators

A 24-/60-GHz CMOS On-Chip Dual-Band Bandpass Filter Using Trisection Dual-Behavior Resonators

A 60-GHz CMOS Sub-Harmonic RF Receiver With Integrated On-Chip Artificial-Magnetic-Conductor Yagi Antenna and Balun Bandpass Filter for Very-Short-Range Gigabit Communications

A 60-GHz CMOS receiver front-end

Design of Dual-Band Millimeter-Wave Antenna-in-Package Using Flip-Chip Assembly

A 60-GHz Millimeter-Wave CMOS Integrated On-Chip Antenna and Bandpass Filter

A 65-nm CMOS Fully Integrated Transceiver Module for 60-GHz Wireless HD Applications

A Miniaturization Approach Towards 40 GHz Integrated Single Chip Receiver System for MMW Communication Networks