NDLI: Optimized Threshold Voltage Variation for Tunable Body Biasing CMOS Power Amplifier

Content Provider	Springer Nature Link
Author	Kumar, Sandeep Handa, Mitul Bhasin, Himanshu Kanaujia, Bid Kumar Dwari, Santanu Gautam, Anil Kumar
Copyright Year	2016
Abstract	In this work, variation in threshold voltage is optimized for tunable body biasing CMOS power amplifier (PA). A two stage tunable biasing circuit is designed and integrated with class AB PA which improves variability in threshold voltage. Three most popular materials gallium arsenide, silicon and gallium nitride with two predictive technology model of 65 and 45 nm are employed for the analysis of threshold voltage optimization. A conventional single stage of tunable body biasing class AB PA is compared with a proposed PA of two stages. This concept demonstrates that threshold voltage variation can be lowered further if body biasing circuit is employed on the subsequent higher stages. The adaptive two stage body biasing design with class AB PA is analyzed with derived analytical equations. The calculated results shows gallium arsenide offers minimum variability in threshold voltage as compared to silicon and gallium nitride. Additionally, this class AB PA topology is simulated and fabricated for silicon material using 45 nm CMOS technology. The simulation results improve the robustness of the circuit in terms of performance parameters. S-parameter analysis is done that gives good agreement between simulated and measured results.
Starting Page	439
Ending Page	452
Page Count	14
File Format	PDF
ISSN	09296212
Journal	Wireless Personal Communications
Volume Number	91
Issue Number	1
e-ISSN	1572834X
Language	English
Publisher	Springer US
Publisher Date	2016-07-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Tunable body biasing Power amplifier (PA) Variability Threshold voltage optimization Communications Engineering, Networks Signal,Image and Speech Processing Computer Communication Networks
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Low-Power CMOS Class-E Chireix RF Outphasing Power Amplifier for WLAN Applications

Optimal Design of Low Power CMOS Power Amplifier Using Particle Swarm Optimization Technique

A Novel Low Voltage Low Power High Linearity Self-biasing Current-reuse Up-conversion Mixer

High Performance Process Variations Aware Technique for Sub-threshold 8T-SRAM Cell

A Low-Voltage and Low-Power 3-GHz CMOS LC VCO for S-Band Wireless Applications

A Novel Scheme for Power Amplifier Predistortion Based on Indirect Learning Architecture

Low Voltage CMOS Power Amplifier with Rail-to-Rail Input and Output

A Novel SRAM Cell Design with a Body-Bias Controller Circuit for Low Leakage, High Speed and Improved Stability

Linear transconductor with flipped voltage follower in 130 nm CMOS

Optimized Threshold Voltage Variation for Tunable Body Biasing CMOS Power Amplifier

Similar Documents

A Low-Power CMOS Class-E Chireix RF Outphasing Power Amplifier for WLAN Applications

Optimal Design of Low Power CMOS Power Amplifier Using Particle Swarm Optimization Technique

A Novel Low Voltage Low Power High Linearity Self-biasing Current-reuse Up-conversion Mixer

High Performance Process Variations Aware Technique for Sub-threshold 8T-SRAM Cell

A Low-Voltage and Low-Power 3-GHz CMOS LC VCO for S-Band Wireless Applications

A Novel Scheme for Power Amplifier Predistortion Based on Indirect Learning Architecture

Low Voltage CMOS Power Amplifier with Rail-to-Rail Input and Output

A Novel SRAM Cell Design with a Body-Bias Controller Circuit for Low Leakage, High Speed and Improved Stability

Linear transconductor with flipped voltage follower in 130 nm CMOS

Optimized Threshold Voltage Variation for Tunable Body Biasing CMOS Power Amplifier