NDLI: FinFET Design Considerations Based on Schmitt Trigger with Slew Rate and Gain

Content Provider	Springer Nature Link
Author	Sharma, Pawan Khandelwal, Saurabh Akashe, Shyam
Copyright Year	2015
Abstract	The FinFET device technology has become a strong adjunct to Schmitt trigger (ST). ST response to a sluggish input signal with a quick transition time at the output. This paper presents a systematic design of Schmitt trigger using 45 nm FinFET for low power supply application. The FinFET based Schmitt trigger optimizes propagation delay and leakage power while sustaining good noise response, gain–bandwidth product and slew rate. Our design has achieves delay up to 264 ps with a little leakage power of 1.9131 pW for a sine wave having frequency 1 GHz thus a result of implementing Schmitt trigger with FinFET technology we obtain power dissipation of 1.636 mW with 0.7 V supply. The performance parameters such as slew rate, output noise voltage, gain–bandwidth product, leakage power, power dissipation etc. have been carried out by using cadence virtuoso design tool at 45 nm FinFET implemented in independent gate mode. After simulation all these parameters has been compared with previous published 4T Schmitt trigger at 45 nm with this design and found that they are in close vicinity. Our design reduces delay, leakage power and dynamic power. FinFET based Schmitt trigger offers delay and leakage power reduction ≈37.38 and ≈75.15 % respectively at 0.7 V power supply.
Starting Page	83
Ending Page	97
Page Count	15
File Format	PDF
ISSN	09296212
Journal	Wireless Personal Communications
Volume Number	87
Issue Number	1
e-ISSN	1572834X
Language	English
Publisher	Springer US
Publisher Date	2015-08-14
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Schmitt trigger Slew rate Independent gate Delay Gain–bandwidth product Communications Engineering, Networks Signal, Image and Speech Processing Computer Communication Networks
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Ring Mesh Based Multicast Routing Scheme in MANET Using Bandwidth Delay Product

Correlation-Multi-Delay-Shift-Keying for Chaos Based Communications

Bandwidth and Gain Enhancement Technique for Gammadion Cross Dielectric Resonator Antenna

Bandwidth Extension of Speech Signals

Dynamic DTN Routing Strategies Based on Knowledge

The Exact Distribution of Loop Gain

Delay-Based Weighted Proportional Fair Algorithm for LTE Downlink Packet Scheduling

Memory Forwarding Algorithm in Multiple Communities Delay Tolerant Networks

Secure Multi-copy Routing in Compromised Delay Tolerant Networks

FinFET Design Considerations Based on Schmitt Trigger with Slew Rate and Gain–Bandwidth Product Analysis

Similar Documents

Ring Mesh Based Multicast Routing Scheme in MANET Using Bandwidth Delay Product

Correlation-Multi-Delay-Shift-Keying for Chaos Based Communications

Bandwidth and Gain Enhancement Technique for Gammadion Cross Dielectric Resonator Antenna

Bandwidth Extension of Speech Signals

Dynamic DTN Routing Strategies Based on Knowledge

The Exact Distribution of Loop Gain

Delay-Based Weighted Proportional Fair Algorithm for LTE Downlink Packet Scheduling

Memory Forwarding Algorithm in Multiple Communities Delay Tolerant Networks

Secure Multi-copy Routing in Compromised Delay Tolerant Networks

FinFET Design Considerations Based on Schmitt Trigger with Slew Rate and Gain–Bandwidth Product Analysis