NDLI: Net Clustering Based Constructive and Iterative Improvement Approaches for Macro-Cell Placement

Content Provider	Springer Nature Link
Author	Alupoaei, Stelian Katkoori, Srinivas
Copyright Year	2004
Abstract	We propose a net clustering based RT-level macro-cell placement approaches. Static timing analysis identifies critical nets and critical primary input/output paths. Net clustering (based on shared macro-cells and net criticality) yields clusters wherein each cluster has strongly interdependent nets. The circuit is modeled as a graph in which each vertex v represents a net and each edge (v,u) a shared cell between nets v and u. The net clusters are obtained by applying a clique partitioning algorithm on the circuit graph. Two approaches to generate placements at RTL are proposed: constructive (cluster growth) approach and iterative improvement (simulated annealing) based approach. In the constructive approach, a cluster-level floorplanning is performed and a cluster ordering is obtained. The cluster ordering is used by a constructive procedure to generate the physical placement. In the case of iterative improvement based approach, a good ordering of clusters is obtained using simulated annealing.We report experimental results for five RTL datapaths implemented in 0.35 μm technology to demonstrate the efficacy of the proposed approaches. We compared the layouts produced by our approaches with those produced by Flint, an automatic floor planner in Lager IV Silicon Compiler [1]. For constructive placement approach, we obtained an average decrease of 43.4% in longest wirelength and 32.4% in total wirelength. The average area reduction is 7.3%. On the other hand, for the SA-based approach, we obtained an average decrease of 57.6% in longest wirelength and 42.2% in total wirelength. The average reduction in the bounding-box area is 12.3%. As expected, the SA-based approach yielded better optimization results, due to its ability to climb out of local minima.
Starting Page	151
Ending Page	163
Page Count	13
File Format	PDF
ISSN	09225773
Journal	Journal of Signal Processing Systems
Volume Number	37
Issue Number	1
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2004-05-01
Publisher Place	Boston
Access Restriction	Subscribed
Subject Keyword	Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Signal Processing Information Systems Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Approximate Signal Processing

Hill-Climbing, Density-Based Clustering and Equiprobabilistic Topographic Maps

A Clustering Method Using Hierarchical Self-Organizing Maps

Editorial Message

Greedy Detection

Circuit Placement, Chip Optimization, and Wire Routing for IBM IC Technology

Power-Aware 3D Computer Graphics Rendering

Iris Recognition Using Wavelet Features

Guest Editors'; Introduction

Net Clustering Based Constructive and Iterative Improvement Approaches for Macro-Cell Placement

Similar Documents

Approximate Signal Processing

Hill-Climbing, Density-Based Clustering and Equiprobabilistic Topographic Maps

A Clustering Method Using Hierarchical Self-Organizing Maps

Editorial Message

Greedy Detection

Circuit Placement, Chip Optimization, and Wire Routing for IBM IC Technology

Power-Aware 3D Computer Graphics Rendering

Iris Recognition Using Wavelet Features

Guest Editors'; Introduction

Net Clustering Based Constructive and Iterative Improvement Approaches for Macro-Cell Placement