NDLI: Modified Shuffled Based Architecture for High-Throughput Decoding of LDPC Codes

Content Provider	Springer Nature Link
Author	Angarita, Fabián Sansaloni, Trini Perez Pascual, Asunción Valls, Javier
Copyright Year	2011
Abstract	Low Density Parity-Check (LDPC) codes achieve the best performance when they are decoded with the sum-product (SP) algorithm. This is a two-phase iterative algorithm where two types of messages are interchanged and updated in each iteration. The group-shuffled or layered decoding schemes applied to the SP algorithm speed up its convergence by modifying its schedule, so they yield a reduction in the number of iterations required to achieve a given performance. However, the two-phase processing is still maintained. In this paper a modification of the group-shuffled scheme suitable for high-rate LDPC codes is proposed. The modification allows the overlapping of the two-phase computation, achieving a convergence speed up close to that of the group-shuffled scheme with higher throughput. Besides, high throughput architectures are presented for the modified algorithm. As an example, the proposed architecture has been implemented for the 2048-bit LDPC code of the IEEE 802.3an standard and it was synthesized in a 90 nm CMOS process achieving a throughput of 22.40 Gbps at 14 iterations with a clock frequency of 306 MHz and a total area of 10.5 mm$^{2}$. Furthermore, the decoder performs within 0.5 dB of the floating-point 100 iterations sum-product algorithm at a PER of 10$^{−5}$.
Starting Page	139
Ending Page	149
Page Count	11
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	68
Issue Number	2
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2011-05-27
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Low-density parity-check (LDPC) codes Sum-product algorithm Shuffled scheme VLSI High-throughput Pattern Recognition Circuits and Systems Image Processing and Computer Vision Computer Imaging, Vision, Pattern Recognition and Graphics Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low Complexity Decoder Architecture for Low-Density Parity-Check Codes

Block-Layered Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes

Improved Sliced Message Passing Architecture for High Throughput Decoding of LDPC Codes

Architecture and Finite Precision Optimization for Layered LDPC Decoders

Efficient Check Node Processing Architectures for Non-binary LDPC Decoding Using Power Representation

GPU Accelerated Belief Propagation Decoding of Non-Binary LDPC Codes with Parallel and Sequential Scheduling

A Split-Decoding Message Passing Algorithm for Low Density Parity Check Decoders

A Multimode Shuffled Iterative Decoder Architecture for High-Rate RS-LDPC Codes

Memory-efficient and high-throughput decoding of quasi-cyclic LDPC codes

Modified Shuffled Based Architecture for High-Throughput Decoding of LDPC Codes

Similar Documents

Low Complexity Decoder Architecture for Low-Density Parity-Check Codes

Block-Layered Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes

Improved Sliced Message Passing Architecture for High Throughput Decoding of LDPC Codes

Architecture and Finite Precision Optimization for Layered LDPC Decoders

Efficient Check Node Processing Architectures for Non-binary LDPC Decoding Using Power Representation

GPU Accelerated Belief Propagation Decoding of Non-Binary LDPC Codes with Parallel and Sequential Scheduling

A Split-Decoding Message Passing Algorithm for Low Density Parity Check Decoders

A Multimode Shuffled Iterative Decoder Architecture for High-Rate RS-LDPC Codes

Memory-efficient and high-throughput decoding of quasi-cyclic LDPC codes

Modified Shuffled Based Architecture for High-Throughput Decoding of LDPC Codes