NDLI: Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays

Content Provider	Springer Nature Link
Author	Lee, Edmund Lemieux, Guy Mirabbasi, Shahriar
Copyright Year	2007
Abstract	Each new semiconductor technology node brings smaller, faster transistors and smaller, slower wires. In particular, long interconnect wires in modern FPGAs now require rebuffering at interior points in the wire. This paper presents a framework for designing and evaluating long, buffered interconnect wires in FPGAs with near-optimal delay performance using HSPICE-derived delays. Given a target physical wire length, width, and spacing, the method determines the number, size, and position of buffers required to obtain the fastest signal velocity for programmable interconnect. While traditional hand-calculations used for ideal repeater placement can be used, they are not very accurate and ignore practical constraints such as the overhead effects of front-end multiplexing and driving logic, “finite” wire length, and a discrete number of repeaters. A metric introduced during the design is the “path delay profile”, or the arrival time of a signal at different points of a long wire. This method is used to design buffering strategies for interconnect based on 0.5, 2, and 3 mm wire lengths in 180 nm technology. These interconnect designs are coded into VPR along with an improved timing analyzer which accurately determines the “path delay profile” arrival times. Using VPR, average critical-path delay is reduced by 19% for 0.5 mm wires and by up to 46% for 3mm wires over previous designs.
Starting Page	57
Ending Page	76
Page Count	20
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	51
Issue Number	1
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2007-10-04
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	FPGA FPGA interconnect interconnect design routing design computer-aided design Computer Imaging, Vision, Pattern Recognition and Graphics Pattern Recognition Image Processing and Computer Vision Electronic and Computer Engineering Circuits and Systems Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design Methodology for Offloading Software Executions to FPGA

Adaptable, Fast, Area-Efficient Architecture for Logarithm Approximation with Arbitrary Accuracy on FPGA

Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform

FPGA-based System for Real-Time Video Texture Analysis

Rapid Synthesis and Simulation of Computational Circuits in an MPPA

FPGA-based Personal Authentication Using Fingerprints

A Unified FPGA-Based System Architecture for 2-D Discrete Wavelet Transform

Codebook hardware implementation on FPGA for background subtraction

Interconnect estimation for FPGAs

Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays

Similar Documents

Design Methodology for Offloading Software Executions to FPGA

Adaptable, Fast, Area-Efficient Architecture for Logarithm Approximation with Arbitrary Accuracy on FPGA

Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform

FPGA-based System for Real-Time Video Texture Analysis

Rapid Synthesis and Simulation of Computational Circuits in an MPPA

FPGA-based Personal Authentication Using Fingerprints

A Unified FPGA-Based System Architecture for 2-D Discrete Wavelet Transform

Codebook hardware implementation on FPGA for background subtraction

Interconnect estimation for FPGAs

Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays