NDLI: A Low-power and Low-complexity Baseband Processor for MIMO-OFDM WLAN Systems

Content Provider	Springer Nature Link
Author	Im, Junha Cho, Misuk Jung, Yongmin Jung, Yunho Kim, Jaeseok
Copyright Year	2010
Abstract	This paper presents an energy-efficient design and the implementation results of a high speed two transmitter—two receiver multi-input multi-output orthogonal frequency division multiplexing (MIMO-OFDM) wireless LAN baseband processor. The proposed processor includes a bit-parallel processing physical layer convergence procedure (PLCP) processor which lowers system clock frequency. A cost-efficient MIMO spatial multiplexing (SM) symbol detector is also proposed in a physical medium dependent (PMD) processor. The proposed symbol detection algorithm is based on a sorted QR decomposition (SQRD) scheme followed by a maximum-likelihood (ML) test. The proposed algorithm shows enhanced performance compared to the conventional algorithms such as SQRD and ordered successive interference cancellation (OSIC) algorithms. The proposed baseband processor supports a maximum data rate of 130 Mbps at a 40 MHz operation frequency. The power consumptions of the PLCP processor are 27 mW and 93 mW for TX and RX modes, respectively, which are reduced by 70% compared with that of a common bit-serial architecture. The complexity of the symbol detector in the PMD processor is reduced by 18% compared with that of the conventional hardware architecture.
Starting Page	19
Ending Page	30
Page Count	12
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	68
Issue Number	1
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2010-12-30
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Bit-parallel architecture MIMO-OFDM Spatial multiplexing (SM) symbol detector Wireless LAN Computer Imaging, Vision, Pattern Recognition and Graphics Circuits and Systems Image Processing and Computer Vision Pattern Recognition Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

IEEE 802.11ac MIMO Transceiver Baseband Processing on a VLIW Processor

An Area Efficient FFT/IFFT Processor for MIMO-OFDM WLAN 802.11n

Implementation of a High-Speed MIMO Soft-Output Symbol Detector for Software Defined Radio

Implementation of a High Throughput Soft MIMO Detector on GPU

Architectures for the Implementation of a OFDM-WLAN Viterbi Decoder

Efficient Mapping of CORDIC Algorithm for OFDM-Based WLAN

SPOCS: Application Specific Signal Processor for OFDM Communication Systems

Designing Fast Fourier Transform Accelerators for Orthogonal Frequency-Division Multiplexing Systems

Low Complexity Time Synchronization Algorithm for OFDM Systems with Repetitive Preambles

A Low-power and Low-complexity Baseband Processor for MIMO-OFDM WLAN Systems

Similar Documents

IEEE 802.11ac MIMO Transceiver Baseband Processing on a VLIW Processor

An Area Efficient FFT/IFFT Processor for MIMO-OFDM WLAN 802.11n

Implementation of a High-Speed MIMO Soft-Output Symbol Detector for Software Defined Radio

Implementation of a High Throughput Soft MIMO Detector on GPU

Architectures for the Implementation of a OFDM-WLAN Viterbi Decoder

Efficient Mapping of CORDIC Algorithm for OFDM-Based WLAN

SPOCS: Application Specific Signal Processor for OFDM Communication Systems

Designing Fast Fourier Transform Accelerators for Orthogonal Frequency-Division Multiplexing Systems

Low Complexity Time Synchronization Algorithm for OFDM Systems with Repetitive Preambles

A Low-power and Low-complexity Baseband Processor for MIMO-OFDM WLAN Systems