NDLI: Real-Time Speaker Verification System Implemented on Reconfigurable Hardware

Content Provider	Springer Nature Link
Author	Ramos Lara, Rafael López García, Maria Cantó Navarro, Enrique Puente Rodriguez, Luís
Copyright Year	2012
Abstract	Nowadays, biometrics is considered as a promising solution in the market of security and personal verification. Applications such as financial transactions, law enforcement or network management security are already benefitting from this technology. Among the different biometric modalities, speaker verification represents an accurate and efficient way of authenticating a person’s identity by analyzing his/her voice. This identification method is especially suitable in real-life scenarios or when a remote recognition over the phone is required. The processing of a signal of voice, in order to extract its unique features, that allows distinguishing an individual to confirm or deny his/her identity is, usually, a process characterized by a high computational cost. This complexity imposes that many systems, based on microprocessor clocked at hundreds of MHz, are unable to process samples of voice in real-time. This drawback has an important effect, since in general, the response time needed by the biometric system affects its acceptability by users. The design based on FPGA (Field Programmable Gate Arrays) is a suited way to implement systems that require a high computational capability and the resolution of algorithms in real-time. Besides, these devices allow the design of complex digital systems with outstanding performance in terms of execution time. This paper presents the implementation of a MFCC (Mel-Frequency Cepstrum Coefficients)—SVM (Support Vector Machine) speaker verification system based on a low-cost FPGA. Experimental results show that our system is able to verify a person’s identity as fast as a high-performance microprocessor based on a Pentium IV personal computer.
Starting Page	89
Ending Page	103
Page Count	15
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	71
Issue Number	2
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2012-06-28
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Biometrics Field programmable gate array (FPGA) Real-time systems Embedded systems Special-purpose hardware Speaker verification Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA-based Personal Authentication Using Fingerprints

Fingerprint Image Processing Acceleration Through Run-Time Reconfigurable Hardware

Real-time human action recognition on an embedded, reconfigurable video processing architecture

Reconfigurable embedded system architecture for next-generation Neural Signal Processing

FPGA-based System for Real-Time Video Texture Analysis

Real-time hardware acceleration of the trace transform

Adaptive real-time image processing exploiting two dimensional reconfigurable architecture

Hardware Implementation of Reconfigurable 1D Convolution

Deployment of Run-Time Reconfigurable Hardware Coprocessors Into Compute-Intensive Embedded Applications

Real-Time Speaker Verification System Implemented on Reconfigurable Hardware

Similar Documents

FPGA-based Personal Authentication Using Fingerprints

Fingerprint Image Processing Acceleration Through Run-Time Reconfigurable Hardware

Real-time human action recognition on an embedded, reconfigurable video processing architecture

Reconfigurable embedded system architecture for next-generation Neural Signal Processing

FPGA-based System for Real-Time Video Texture Analysis

Real-time hardware acceleration of the trace transform

Adaptive real-time image processing exploiting two dimensional reconfigurable architecture

Hardware Implementation of Reconfigurable 1D Convolution

Deployment of Run-Time Reconfigurable Hardware Coprocessors Into Compute-Intensive Embedded Applications

Real-Time Speaker Verification System Implemented on Reconfigurable Hardware