NDLI: Three-Phase Algorithms for Task Scheduling in Distributed Mobile DSP System with Lifetime Constraints

Content Provider	Springer Nature Link
Author	Li, Jiayin Qiu, Meikang Niu, Jian Wei Zhu, Yongxin Liu, Meiqin Chen, Tianzhou
Copyright Year	2010
Abstract	A distributed mobile DSP system consists of a group of mobile devices with different computing powers. These devices are connected by a wireless network. Parallel processing in the distributed mobile DSP system can provide high computing performance. Due to the fact that most of the mobile devices are battery based, the lifetime of mobile DSP system depends on both the battery behavior and the energy consumption characteristics of tasks. In this paper, we present a systematic system model for task scheduling in mobile DSP system equipped with Dynamic Voltage Scaling (DVS) processors and energy harvesting techniques. We propose the three-phase algorithms to obtain task schedules with shorter total execution time while satisfying the system lifetime constraints. The simulations with randomly generated Directed Acyclic Graphs (DAG) show that our proposed algorithms generate the optimal schedules that can satisfy lifetime constraints.
Starting Page	239
Ending Page	253
Page Count	15
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	67
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2010-11-11
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Energy-aware Battery behavior Lifetime constraints Energy harvesting DSP system Circuits and Systems Pattern Recognition Image Processing and Computer Vision Computer Imaging, Vision, Pattern Recognition and Graphics Signal, Image and Speech Processing Electrical Engineering
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Failure-Aware Task Scheduling of Synchronous Data Flow Graphs Under Real-Time Constraints

Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System

Modeling of Block-Based DSP Systems

Reducing Data Hazards on Multi-pipelined DSP Architecture with Loop Scheduling

Task Scheduling for Context Minimization in Dynamically Reconfigurable Platforms

Leakage-Aware Multiprocessor Scheduling

Reliability-aware Co-synthesis for Embedded Systems

Power-Aware 3D Computer Graphics Rendering

Interleaving on Parallel DSP Architectures

Three-Phase Algorithms for Task Scheduling in Distributed Mobile DSP System with Lifetime Constraints

Similar Documents

Failure-Aware Task Scheduling of Synchronous Data Flow Graphs Under Real-Time Constraints

Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System

Modeling of Block-Based DSP Systems

Reducing Data Hazards on Multi-pipelined DSP Architecture with Loop Scheduling

Task Scheduling for Context Minimization in Dynamically Reconfigurable Platforms

Leakage-Aware Multiprocessor Scheduling

Reliability-aware Co-synthesis for Embedded Systems

Power-Aware 3D Computer Graphics Rendering

Interleaving on Parallel DSP Architectures

Three-Phase Algorithms for Task Scheduling in Distributed Mobile DSP System with Lifetime Constraints