NDLI: A Decimal Floating-Point Divider Using Newton

Content Provider	Springer Nature Link
Author	Wang, Liang Kai Schulte, Michael J.
Copyright Year	2007
Abstract	Increasing chip densities and transistor counts provide more room for designers to add functionality for important application domains into future microprocessors. As a result of rapid growth in financial, commercial, and Internet-based applications, hardware support for decimal floating-point arithmetic is now being considered by various computer manufacturers and specifications for decimal floating-point arithmetic have been added to the draft revision of the IEEE-754 Standard for Floating-Point Arithmetic (IEEE P754). In this paper, we presents an efficient arithmetic algorithm and hardware design for decimal floating-point division. The design uses an efficient piecewise linear approximation, a modified Newton–Raphson iteration, a specialized rounding technique, and a simplified decimal incrementer and decrementer. Synthesis results show that a 64-bit (16-digit) implementation of the decimal divider, which is compliant with the current version of IEEE P754, has an estimated critical path delay of 0.69 ns (around 13 FO4 inverter delays) when implemented using LSI Logic’s 0.11 micron Gflx-P standard cell library.
Starting Page	3
Ending Page	18
Page Count	16
File Format	PDF
ISSN	09225773
Journal	Journal of Signal Processing Systems
Volume Number	49
Issue Number	1
e-ISSN	1573109X
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2007-04-03
Publisher Place	Boston
Access Restriction	Subscribed
Subject Keyword	decimal division floating-point Newton–Raphson iteration initial approximation computer arithmetic hardware design Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Signal Processing Information Systems Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reciprocal and Reciprocal Square Root Units with Operand Modification and Multiplication

A Hierarchical Block-Floating-Point Arithmetic

A Compact DSP Core with Static Floating-Point Arithmetic

Decimal Floating-point Division Using Newton-Raphson Iteration (2004)

A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic

Newton-Raphson Algorithms for Floating-Point Division Using an FMA

A Floating Point Vectoring Algorithm Based on Fast Rotations

Newton-Raphson algorithms for floating-point division using an FMA

Implementation of the Exponential Function in a Floating-Point Unit

A Decimal Floating-Point Divider Using Newton–Raphson Iteration

Similar Documents

Reciprocal and Reciprocal Square Root Units with Operand Modification and Multiplication

A Hierarchical Block-Floating-Point Arithmetic

A Compact DSP Core with Static Floating-Point Arithmetic

Decimal Floating-point Division Using Newton-Raphson Iteration (2004)

A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic

Newton-Raphson Algorithms for Floating-Point Division Using an FMA

A Floating Point Vectoring Algorithm Based on Fast Rotations

Newton-Raphson algorithms for floating-point division using an FMA

Implementation of the Exponential Function in a Floating-Point Unit

A Decimal Floating-Point Divider Using Newton–Raphson Iteration