NDLI: A High Throughput Processor Chip for Transform and Quantization Coding in H.264/AVC

Content Provider	Springer Nature Link
Author	Manza, Miguel A. Michell, Juan A. Ruiz, Gustavo A.
Copyright Year	2012
Abstract	This paper presents an ASIC processor chip for real-time implementation of the computing of the complete process of forward transform, quantization, inverse transform, dequantization, and reconstruction of a 16 × 16 macroblock in full compliance with the H.264/AVC video coding standard. This processor is capable of processing 4 × 4 blocks without interruption, with a parallelism in the data-path of 16 data/cycle, in a pipeline architecture with the twofold aim of achieving high operation frequency and high throughput. To implement the four 4 × 4 transforms and two 2 × 2 transforms required in the H.264/AVC coding system, two configurable multitransform direct 2-D architectures are used, one for forward and another for inverse. Moreover, a reduction in hardware is achieved by reformulating of quantization and dequantization equations and appropriately adjusting the datapath bus widths. A prototype of this processor chip was fabricated in the HCMOS9 STMicroelectronics 130 nm standard cell technology. The latency for 16 × 16 macroblocks is 26 clock cycles in normal mode and 42 in Intra 16 × 16 mode with a maximum operating frequency of 280 MHz and a throughput of 4,480 Mpixels/s. As a result, our processor chip is able to support the UHDTV 7680 × 4320@60 Hz (3 G sample/s) format requirement.
Starting Page	59
Ending Page	73
Page Count	15
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	70
Issue Number	1
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2012-03-29
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	H.264 Integer transform Quantization Transform coding ASIC processor Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-complexity quantization for H.264/AVC

A Very High Throughput Deblocking Filter for H.264/AVC

Optimized Hardware Implementation for Forward Quantization of H.264/AVC

Methods for Power/Throughput/Area Optimization of H.264/AVC Decoding

Fast mode decision algorithm for intra prediction in H.264/AVC with integer transform and adaptive threshold

FPGA Implementation of Integer Transform and Quantizer for H.264 Encoder

Efficient 45nm ASIC Architecture for Full-Search Free Intra Prediction in Real-Time H.264/AVC Decoder

High-Throughput Reconfigurable Variable Length Coding Decoder for MPEG-2 and AVC/H.264

VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC

A High Throughput Processor Chip for Transform and Quantization Coding in H.264/AVC

Similar Documents

Low-complexity quantization for H.264/AVC

A Very High Throughput Deblocking Filter for H.264/AVC

Optimized Hardware Implementation for Forward Quantization of H.264/AVC

Methods for Power/Throughput/Area Optimization of H.264/AVC Decoding

Fast mode decision algorithm for intra prediction in H.264/AVC with integer transform and adaptive threshold

FPGA Implementation of Integer Transform and Quantizer for H.264 Encoder

Efficient 45nm ASIC Architecture for Full-Search Free Intra Prediction in Real-Time H.264/AVC Decoder

High-Throughput Reconfigurable Variable Length Coding Decoder for MPEG-2 and AVC/H.264

VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC

A High Throughput Processor Chip for Transform and Quantization Coding in H.264/AVC