NDLI: On MSE Exit Chart Analysis and Real Time DSP Implementation for Iterative (Turbo) Detection

Content Provider	Springer Nature Link
Author	Ahmed Ouameur, Messaoud Massicotte, Daniel
Copyright Year	2010
Abstract	We investigate the use of the mean square error (MSE) transfer characteristics to examine the convergence behaviour of the iterative (turbo) multiuser detector for coded code-division multiple-access (CDMA) systems. Both MSE and mutual information (MI) based extrinsic information transfer (MSE-EXIT and MI-EXIT) chart techniques reveal the same asymptotic and convergence behaviours. An improved low complexity version of the soft interference cancellation MMSE (SIC-MMSE) detection scheme is also proposed for CDMA systems utilizing BPSK modulation. Herein, under fixed-point data representation and computation constraint a real time DSP implementation (using TMS320C6416) is suggested. EXIT charts reveal that fixed-point implementation is feasible at possibly no performance degradation. Based on the measured number of cycles of different constituent sub-functions of the proposed receiver, a data transmission rate of up to 186 Kb/s can be reached for a 5-users load and a processing gain of 7 in an AWGN channel.
Starting Page	305
Ending Page	317
Page Count	13
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	64
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2010-05-20
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Mutual information MSE EXIT Iterative detection Turbo detection Maximum code rate Fixed-point implementation DSP Real time data exchange (RTDX) Circuits and Systems Computer Imaging, Vision, Pattern Recognition and Graphics Pattern Recognition Image Processing and Computer Vision Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Real-time H.264/AVC baseline decoder implementation on TMS320C6416

Algorithm and code optimizations for real-time passive ranging by imaging detection on single DSP

System Level Design and Implementation for Region-of-Interest Segmentation

Implementation of a Wireless Multimedia DSP Chip for Mobile Applications

Fast buffering for FPGA implementation of vision-based object recognition systems

Real-time object recognition using local features on a DSP-based embedded system

Real-time detection of lines using parallel coordinates and CUDA

A real-time framework for eye detection and tracking

Real Time Diagnosis & Fault Detection for the Reliability Improvement of the Embedded Systems

On MSE Exit Chart Analysis and Real Time DSP Implementation for Iterative (Turbo) Detection

Similar Documents

Real-time H.264/AVC baseline decoder implementation on TMS320C6416

Algorithm and code optimizations for real-time passive ranging by imaging detection on single DSP

System Level Design and Implementation for Region-of-Interest Segmentation

Implementation of a Wireless Multimedia DSP Chip for Mobile Applications

Fast buffering for FPGA implementation of vision-based object recognition systems

Real-time object recognition using local features on a DSP-based embedded system

Real-time detection of lines using parallel coordinates and CUDA

A real-time framework for eye detection and tracking

Real Time Diagnosis & Fault Detection for the Reliability Improvement of the Embedded Systems

On MSE Exit Chart Analysis and Real Time DSP Implementation for Iterative (Turbo) Detection