NDLI: Properties of Self-Timed Ring Architectures for Deadlock-Free and Consistent Configuration Reaching Maximum Throughput

Content Provider	Springer Nature Link
Author	Jiang, Weiwen Zhuge, Qingfeng Chen, Xianzhang Yang, Lei Yi, Juan Sha, Edwin H. M.
Copyright Year	2015
Abstract	Multiprocessor System-on-Chip with self-ti-med design becomes increasingly attractive due to its ability to exploit high parallelism of applications. Previous research efforts on self-timed techniques mostly focused on hardware layer. However, the problem of correctly synthesizing self-timed systems remains to be difficult. In particular, the problem of how to configure a self-timed ring structure to achieve the maximal throughput with no deadlock is still unsolved. Self-timed ring (STR) is composed of a ring of connected “stages”, each consisting of a processing element, communication units and its current state. The correct configuration of STR is determined by the initial state of each stage and a number of inserted buffers into the ring to maintain correct behavior of applications on an STR. This paper establishes a series of theorems based on the understanding of properties of self-timed structures. Based on the theorems, the setting of initial states and buffers can be decided to guarantee correct configuration. Our theorem also establishes mathematical formulas to calculate throughput of an STR. The algorithms presented in the paper find the optimal initial configuration of an STR that achieves the maximum throughput with the minimum number of inserted buffers. The experimental results show that the throughput of applications mapped on STR with the optimal configuration is improved by 64.99 % on average compared with synchronous system.
Starting Page	123
Ending Page	137
Page Count	15
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	84
Issue Number	1
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2015-03-06
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Self-timed ring Configuration Throughput Scheduling Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Bioinspired Parallel Algorithms for Maximum Clique Problem on FPGA Architectures

Leakage-Aware Multiprocessor Scheduling

A High-Throughput JPEG XR Encoder

Parameterized Scheduling of Topological Patterns in Signal Processing Dataflow Graphs

Still Image Processing on Coarse-Grained Reconfigurable Array Architectures

Self-Adapting Resource Escalation for Resilient Signal Processing Architectures

Quasi-Static Scheduling of CAL Actor Networks for Reconfigurable Video Coding

Statistical Performance Analysis and Estimation for Parallel Multimedia Processing

A Low-overhead Scheduling Methodology for Fine-grained Acceleration of Signal Processing Systems

Properties of Self-Timed Ring Architectures for Deadlock-Free and Consistent Configuration Reaching Maximum Throughput

Similar Documents

Bioinspired Parallel Algorithms for Maximum Clique Problem on FPGA Architectures

Leakage-Aware Multiprocessor Scheduling

A High-Throughput JPEG XR Encoder

Parameterized Scheduling of Topological Patterns in Signal Processing Dataflow Graphs

Still Image Processing on Coarse-Grained Reconfigurable Array Architectures

Self-Adapting Resource Escalation for Resilient Signal Processing Architectures

Quasi-Static Scheduling of CAL Actor Networks for Reconfigurable Video Coding

Statistical Performance Analysis and Estimation for Parallel Multimedia Processing

A Low-overhead Scheduling Methodology for Fine-grained Acceleration of Signal Processing Systems

Properties of Self-Timed Ring Architectures for Deadlock-Free and Consistent Configuration Reaching Maximum Throughput