NDLI: A DVS-assisted hard real-time I/O device scheduling algorithm

Content Provider	Springer Nature Link
Author	Chu, Edward T. H. Huang, Tai Yi Tsai, Cheng Han Chen, Jian Jia Kuo, Tei Wei
Copyright Year	2009
Abstract	The I/O subsystem has become a major source of energy consumption in a hard real-time monitoring and control system. To reduce its energy consumption without missing deadlines, a dynamic power management (DPM) policy must carefully consider the power parameters of a device, such as its break-even time and wake-up latency, when switching off idle devices. This problem becomes extremely complicated when dynamic voltage scaling (DVS) is applied to change the execution time of a task. In this paper, we present COLORS, a composite low-power scheduling framework that includes DVS in a DPM policy to maximize the energy reduction on the I/O subsystem. COLORS dynamically predicts the earliest-access time of a device and switches off idle devices. It makes use of both static and dynamic slack time to extend the execution time of a task by DVS, in order to create additional switch-off opportunities. Task workloads, processor profiles, and device characteristics all impact the performance of a low-power real-time algorithm. We also identify a key metric that primarily determines its performance. The experimental results show that, compared with previous work, COLORS achieves additional energy reduction up to 20%, due to the efficient utilization of slack time.
Starting Page	222
Ending Page	255
Page Count	34
File Format	PDF
ISSN	09226443
Journal	Real-Time Systems
Volume Number	41
Issue Number	3
e-ISSN	15731383
Language	English
Publisher	Springer US
Publisher Date	2009-02-12
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Real-time embedded systems Dynamic power management Dynamic voltage scaling Control , Robotics, Mechatronics Communications Engineering, Networks Performance and Reliability Special Purpose and Application-Based Systems Computer Systems Organization and Communication Networks
Content Type	Text
Resource Type	Article
Subject	Control and Optimization Computer Networks and Communications Control and Systems Engineering Electrical and Electronic Engineering Computer Science Applications Modeling and Simulation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

System-wide energy optimization for multiple DVS components and real-time tasks

Schedulability analysis in hard real-time systems under thermal constraints

Memory-centric scheduling for multicore hard real-time systems

Global scheduling based reliability-aware power management for multiprocessor real-time systems

Energy efficient scheduling for real-time embedded systems with QoS guarantee

Scheduling of hard real-time garbage collection

Hybrid power management in real time embedded systems: an interplay of DVFS and DPM techniques

Scheduling algorithms to reduce the static energy consumption of real-time systems

DP-Fair: a unifying theory for optimal hard real-time multiprocessor scheduling

A DVS-assisted hard real-time I/O device scheduling algorithm

Similar Documents

System-wide energy optimization for multiple DVS components and real-time tasks

Schedulability analysis in hard real-time systems under thermal constraints

Memory-centric scheduling for multicore hard real-time systems

Global scheduling based reliability-aware power management for multiprocessor real-time systems

Energy efficient scheduling for real-time embedded systems with QoS guarantee

Scheduling of hard real-time garbage collection

Hybrid power management in real time embedded systems: an interplay of DVFS and DPM techniques

Scheduling algorithms to reduce the static energy consumption of real-time systems

DP-Fair: a unifying theory for optimal hard real-time multiprocessor scheduling

A DVS-assisted hard real-time I/O device scheduling algorithm