NDLI: Analysis and implementation of the multiprocessor bandwidth inheritance protocol

Content Provider	Springer Nature Link
Author	Faggioli, Dario Lipari, Giuseppe Cucitta, Tommaso
Copyright Year	2012
Abstract	The Multiprocessor Bandwidth Inheritance (M-BWI) protocol is an extension of the Bandwidth Inheritance (BWI) protocol for symmetric multiprocessor systems. Similar to Priority Inheritance, M-BWI lets a task that has locked a resource execute in the resource reservations of the blocked tasks, thus reducing their blocking time. The protocol is particularly suitable for open systems where different kinds of tasks dynamically arrive and leave, because it guarantees temporal isolation among independent subsets of tasks without requiring any information on their temporal parameters. Additionally, if the temporal parameters of the interacting tasks are known, it is possible to compute an upper bound to the interference suffered by a task due to other interacting tasks. Thus, it is possible to provide timing guarantees for a subset of interacting hard real-time tasks. Finally, the M-BWI protocol is neutral to the underlying scheduling policy: it can be implemented in global, clustered and semi-partitioned scheduling.After introducing the M-BWI protocol, in this paper we formally prove its isolation properties, and propose an algorithm to compute an upper bound to the interference suffered by a task. Then, we describe our implementation of the protocol for the LITMUS $^{ RT }$ real-time testbed, and measure its overhead. Finally, we compare M-BWI against FMLP and OMLP, two other protocols for resource sharing in multiprocessor systems.
Starting Page	789
Ending Page	825
Page Count	37
File Format	PDF
ISSN	09226443
Journal	Real-Time Systems
Volume Number	48
Issue Number	6
e-ISSN	15731383
Language	English
Publisher	Springer US
Publisher Date	2012-09-11
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Resource sharing Real-time Multiprocessors Resource reservation Priority inheritance Performance and Reliability Control, Robotics, Mechatronics Special Purpose and Application-Based Systems Communications Engineering, Networks Computer Systems Organization and Communication Networks
Content Type	Text
Resource Type	Article
Subject	Control and Optimization Computer Networks and Communications Control and Systems Engineering Electrical and Electronic Engineering Computer Science Applications Modeling and Simulation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Real-time scheduling with resource sharing on heterogeneous multiprocessors

Provably good multiprocessor scheduling with resource sharing

Resource sharing among real-time components under multiprocessor clustered scheduling

A hierarchical multiprocessor bandwidth reservation scheme with timing guarantees

Interference-aware fixed-priority schedulability analysis on multiprocessors

M-CASH: A real-time resource reclaiming algorithm for multiprocessor platforms

Improved priority assignment for global fixed priority pre-emptive scheduling in multiprocessor real-time systems

Generalized tardiness bounds for global multiprocessor scheduling

A real-time configurable synchronization protocol for self-suspending process sets

Analysis and implementation of the multiprocessor bandwidth inheritance protocol

Similar Documents

Real-time scheduling with resource sharing on heterogeneous multiprocessors

Provably good multiprocessor scheduling with resource sharing

Resource sharing among real-time components under multiprocessor clustered scheduling

A hierarchical multiprocessor bandwidth reservation scheme with timing guarantees

Interference-aware fixed-priority schedulability analysis on multiprocessors

M-CASH: A real-time resource reclaiming algorithm for multiprocessor platforms

Improved priority assignment for global fixed priority pre-emptive scheduling in multiprocessor real-time systems

Generalized tardiness bounds for global multiprocessor scheduling

A real-time configurable synchronization protocol for self-suspending process sets

Analysis and implementation of the multiprocessor bandwidth inheritance protocol