NDLI: Reconfiguration based model for matrix triangulation and hardware device creation concept

Content Provider	Springer Nature Link
Author	Mbock, Etienne Aubin Mbe
Copyright Year	2015
Abstract	This research article based on the dynamic partial reconfiguration process gives a new orientation to the idea behind the matrix inverse computation method. The conventional way of computing matrix inverse uses the “Gauss’s Methods” or any optimized variant of it. This research extends the classical method limited to the optimal “Gauss’s Derivative Algorithms”. The new algorithm based on the “Reconfiguration Concept” has been applied and provides matrix inverse without using “Gauss’s Analysis”. Instead, the computation idea will be based on the reconfigured “RLP”. A wide range of $$n \times n$$ matrix computations have been tested for their feasibility and correctness. In this paper, we assume that such an algorithm exists that can compute the inverse matrices using the partial reconfiguration concept; we then use this idea to develop a reconfiguration-based model for matrix factorization and matrix reduction. Our reconfiguration model neither utilizes any standard algorithm to achieve the decomposition or the reduction nor any related matrix concept that factorizes matrices. However, it will use the reconfiguration matrix inverse computation to triangulate matrices. The model is described by a “Vector-Matrix Equation” reconfigured from the recursive dynamic process. Since the assumptions of our model are derived from the reconfiguration matrix inverse computations, it correctly computes the triangulated matrices. Another contribution of our work is the reduction of matrices into trivial identity matrices. Our model produces triangular matrices that avoid computational failures due to matrix inverse singularity conditions; thus,this matrix factorization management approach offers a new matrix-based computation standard.
Starting Page	3974
Ending Page	3990
Page Count	17
File Format	PDF
ISSN	09208542
Journal	The Journal of Supercomputing
Volume Number	71
Issue Number	10
e-ISSN	15730484
Language	English
Publisher	Springer US
Publisher Date	2015-08-08
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Reconfiguration analysis Matrix triangulation Matrix factors Computation Algorithms Programming Languages, Compilers, Interpreters Processor Architectures Computer Science
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Parallel reconfiguration algorithms for mesh-connected processor arrays

Compact network reconfiguration in fat-trees

H-BSP: A Hierarchical BSP Computation Model

Parallel evolutionary algorithms based on shared memory programming approaches

Parallel Queue Processor Architecture Based on Produced Order Computation Model

Low Communication Overhead Jacobi Algorithms for Eigenvalues Computation on Hypercubes

Configuring of Algorithms in Mapping into Hardware

Parallel Complexity of Matrix Multiplication$^{1}$

Approximative distance computation by random hashing

Reconfiguration based model for matrix triangulation and hardware device creation concept

Similar Documents

Parallel reconfiguration algorithms for mesh-connected processor arrays

Compact network reconfiguration in fat-trees

H-BSP: A Hierarchical BSP Computation Model

Parallel evolutionary algorithms based on shared memory programming approaches

Parallel Queue Processor Architecture Based on Produced Order Computation Model

Low Communication Overhead Jacobi Algorithms for Eigenvalues Computation on Hypercubes

Configuring of Algorithms in Mapping into Hardware

Parallel Complexity of Matrix Multiplication$^{1}$

Approximative distance computation by random hashing

Reconfiguration based model for matrix triangulation and hardware device creation concept