NDLI: Improving performance of software transactional memory through contention locality

Content Provider	Springer Nature Link
Author	Atoofian, Ehsan
Copyright Year	2012
Abstract	In this paper, we introduce contention locality in Transactional Memory (TM) which describes the likelihood that a previously aborted transaction conflicts again in the future. We find that conflicts are highly predictable in TMs and we propose two optimization techniques based on contention locality:The first optimization technique is Speculative Contention Avoidance (SCA). SCA dynamically controls the number of concurrently executing transactions and serializes those transactions that are likely to conflict. As such, SCA reduces contention in TMs and improves performance. The second optimization technique is Adaptive Validation (AV). We show that there is no single validation policy that works well across all applications. AV adjusts validation based on applications’ behavior and improves performance of TMs.In this paper, SCA and AV are evaluated using Transactional Locking II (TL2) and Stamp v0.9.10 benchmark suite. The evaluation reveals that SCA and AV are effective and improve performance significantly.
Starting Page	527
Ending Page	547
Page Count	21
File Format	PDF
ISSN	09208542
Journal	The Journal of Supercomputing
Volume Number	64
Issue Number	2
e-ISSN	15730484
Language	English
Publisher	Springer US
Publisher Date	2013-01-23
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Transactional memory Contention locality Performance Programming Languages, Compilers, Interpreters Processor Architectures Computer Science
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Weighted adaptive concurrency control for software transactional memory

Software transactional memories: an approach for multicore programming

A priority scheduling for TM pathologies

Leveraging irrevocability to deal with signature saturation in hardware transactional memory

Improving A Solution's Quality Through Parallel Processing

Addressing characterization methods for memory contention aware co-scheduling

Transforming Complex Loop Nests for Locality

Checkpointing Distributed Shared Memory

Precise Data Locality Optimization of Nested Loops

Improving performance of software transactional memory through contention locality

Similar Documents

Weighted adaptive concurrency control for software transactional memory

Software transactional memories: an approach for multicore programming

A priority scheduling for TM pathologies

Leveraging irrevocability to deal with signature saturation in hardware transactional memory

Improving A Solution's Quality Through Parallel Processing

Addressing characterization methods for memory contention aware co-scheduling

Transforming Complex Loop Nests for Locality

Checkpointing Distributed Shared Memory

Precise Data Locality Optimization of Nested Loops

Improving performance of software transactional memory through contention locality