NDLI: Embedded access points for trusted data and resources access in HPC systems

Content Provider	Springer Nature Link
Author	Militello, C. Conti, V. Vitabile, S. Sorbello, F.
Copyright Year	2010
Abstract	Biometric authentication systems represent a valid alternative to the conventional username–password based approach for user authentication. However, authentication systems composed of a biometric reader, a smartcard reader, and a networked workstation which perform user authentication via software algorithms have been found to be vulnerable in two areas: firstly in their communication channels between readers and workstation (communication attacks) and secondly through their processing algorithms and/or matching results overriding (replay attacks, confidentiality and integrity threats related to the stored information of the networked workstation). In this paper, a full hardware access point for HPC environments is proposed. The access point is composed of a fingerprint scanner, a smartcard reader, and a hardware core for fingerprint processing and matching. The hardware processing core can be described as a Handel-C algorithmic-like hardware programming language and prototyped via a Field Programmable Gate Array (FPGA) based board. The known indexes False Acceptance Rate (FAR) and False Rejection Rate (FRR) have been used to test the prototype authentication accuracy. Experimental trials conducted on several fingerprint DBs show that the hardware prototype achieves a working point with FAR=1.07% and FRR=8.33% on a proprietary DB which was acquired via a capacitive scanner, a working point with FAR=0.66% and FRR=6.13% on a proprietary DB which was acquired via an optical scanner, and a working point with FAR=1.52% and FRR=9.64% on the official FVC2002_DB2B database. In the best case scenario (depending on fingerprint image size), the execution time of the proposed recognizer is 183.32 ms.
Starting Page	4
Ending Page	27
Page Count	24
File Format	PDF
ISSN	09208542
Journal	The Journal of Supercomputing
Volume Number	55
Issue Number	1
e-ISSN	15730484
Language	English
Publisher	Springer US
Publisher Date	2010-01-21
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Trusted authentication Embedded biometric authentication systems Security solutions for user authentication Computer Science Processor Architectures Programming Languages, Compilers, Interpreters
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Embedded Fault-Tolerant Systems

A decentralized protocol for mobile control access

Guest editorial: high performance trusted computing

Security analysis of a user registration approach

Embedded multi-core computing and applications

Design of Processor Arrays for Reconfigurable Architectures

Embedded Parallelization Approach for Optimization in Aerodynamic Design

Trust, security and privacy for pervasive applications

Simulation-based Testing of Communication Protocols for Dependable Embedded Systems

Embedded access points for trusted data and resources access in HPC systems

Similar Documents

Embedded Fault-Tolerant Systems

A decentralized protocol for mobile control access

Guest editorial: high performance trusted computing

Security analysis of a user registration approach

Embedded multi-core computing and applications

Design of Processor Arrays for Reconfigurable Architectures

Embedded Parallelization Approach for Optimization in Aerodynamic Design

Trust, security and privacy for pervasive applications

Simulation-based Testing of Communication Protocols for Dependable Embedded Systems

Embedded access points for trusted data and resources access in HPC systems