NDLI: Toward on-chip datacenters: a perspective on general trends and on-chip particulars

Content Provider	Springer Nature Link
Author	Kas, Miray
Copyright Year	2011
Abstract	Due to economical reasons, the traditional philosophy in data centers was to scale out, rather than scaling up. However, the advances in CMP technology enabled chip multiprocessors to become more prevalent and they are expected to become more affordable and power-efficient in the coming years. Current trend towards more densely packaged systems and increasing demand for higher performance push the market towards placing datacenters on highly powerful chips that have many cores on a single platform. However, increasing the number of cores on a single chip brings along very important problems to be addressed at the chip level regarding the use of shared resources and QoS satisfaction. After briefly exploring current datacenter perspective, this paper captures the current state of the art in the field of chip multiprocessors through a detailed discussion of different studies that pave the way to the datacenters on-chip. Finally, a number of open research issues are highlighted with the intention of inspiring new contributions and developments in the field of datacenters on-chip.
Starting Page	214
Ending Page	226
Page Count	13
File Format	PDF
ISSN	09208542
Journal	The Journal of Supercomputing
Volume Number	62
Issue Number	1
e-ISSN	15730484
Language	English
Publisher	Springer US
Publisher Date	2011-10-13
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Datacenter Chip multi-processor Resource sharing Power management Computer Science Programming Languages, Compilers, Interpreters Processor Architectures
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reliable network-on-chip design for multi-core system-on-chip

Energy-efficient NoC with multi-granularity power optimization

Composable IO: a novel resource sharing platform in personal Clouds

Enhanced global congestion awareness (EGCA) for load balance in networks-on-chip

RE-UPS: an adaptive distributed energy storage system for dynamically managing solar energy in green datacenters

Software Architectures and Coordination Models

A low-cost and latency bypass channel-based on-chip network

SCMP: A Single-Chip Message-Passing Parallel Computer

Workload management of cooperatively federated computing clusters

Toward on-chip datacenters: a perspective on general trends and on-chip particulars

Similar Documents

Reliable network-on-chip design for multi-core system-on-chip

Energy-efficient NoC with multi-granularity power optimization

Composable IO: a novel resource sharing platform in personal Clouds

Enhanced global congestion awareness (EGCA) for load balance in networks-on-chip

RE-UPS: an adaptive distributed energy storage system for dynamically managing solar energy in green datacenters

Software Architectures and Coordination Models

A low-cost and latency bypass channel-based on-chip network

SCMP: A Single-Chip Message-Passing Parallel Computer

Workload management of cooperatively federated computing clusters

Toward on-chip datacenters: a perspective on general trends and on-chip particulars